- 您現在的位置：買賣IC網 > PDF目錄385317 > GS8170LW72C-250 (Electronic Theatre Controls, Inc.) Low-Noise Operational Amplifier 8-SOIC -40 to 85 PDF資料下載
參數資料
| 型號： | GS8170LW72C-250 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Low-Noise Operational Amplifier 8-SOIC -40 to 85 |
| 中文描述： | 35.7西格馬1x1Lp的CMOS的I / O后寫入SigmaRAM |
| 文件頁數： | 11/27頁 |
| 文件大小： | 884K |
| 代理商： | GS8170LW72C-250 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
GS8170LW36/72C-333/300/250/200
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.03 1/2005
11/27
2002, GSI Technology, Inc.
CMOS I/O SigmaRAMs are supplied with selectable (high or low) impedance output drivers. The ZQ pin allows selection between
SRAM nominal drive strength (ZQ low) for multi-drop bus applications and low drive strength (ZQ high) point-to-point
applications.
Late Write, Pipelined Read Truth Table
CK
E1
(t
n
)
E
(t
n
)
ADV
(t
n
)
W
(t
n
)
B
(t
n
)
Previous
Operation
Current Operation
DQ/CQ
(t
n
)
DQ/CQ
(t
n+1
)
0
→
1
X
F
0
X
X
X
Bank Deselect
***/***
Hi-Z/Hi-Z
0
→
1
X
X
1
X
X
Bank Deselect
Bank Deselect (Continue)
Hi-Z/Hi-Z
Hi-Z/Hi-Z
0
→
1
1
T
0
X
X
X
Deselect
***/***
Hi-Z/CQ
0
→
1
X
X
1
X
X
Deselect
Deselect (Continue)
Hi-Z/CQ
Hi-Z/CQ
0
→
1
0
T
0
0
T
X
Write
Loads new address
Stores DQx if Bx = 0
***/***
D1/CQ
0
→
1
0
T
0
0
F
X
Write (Abort)
Loads new address
No data stored
***/***
Hi-Z/CQ
0
→
1
X
X
1
X
T
Write
Write Continue
Increments address by 1
Stores DQx if Bx = 0
Dn-1/CQ
Dn/CQ
0
→
1
X
X
1
X
F
Write
Write Continue (Abort)
Increments address by 1
No data stored
Dn-1/CQ
Hi-Z/CQ
0
→
1
0
T
0
1
X
X
Read
Loads new address
***/***
Q1/CQ
0
→
1
X
X
1
X
X
Read
Read Continue
Increments address by 1
Qn-1/CQ
Qn/CQ
Notes:
1.
2.
3.
4.
5.
6.
7.
If E2 = EP2 and E3 = EP3, then E = “T” else E = “F”.
If one or more Bx = 0, then B = “T” else B = “F”.
“1” = input “high”; “0” = input “low”; “X” = input “don’t care”; “T” = input “true”; “F” = input “false”.
“***” indicates that the DQ input requirement / output state and CQ output state are determined by the previous operation.
DQs are tristated in response to Bank Deselect, Deselect, and Write commands, one full cycle after the command is sampled.
CQs are tristated in response to Bank Deselect commands only, one full cycle after the command is sampled.
Up to three (3) Continue operations may be initiated after a Read or Write operation is initiated to burst transfer up to four (4) distinct
pieces of data per single external address input. If a fourth (4th) Continue operation is initiated, the internal address wraps back to the ini-
tial external (base) address.
相關PDF資料 |
PDF描述 |
|---|---|
| GS8170LW72C-250I | Low-Noise Operational Amplifier 8-SOIC -40 to 85 |
| GS8170LW72C-300 | Low-Noise Operational Amplifier 8-SOIC -40 to 85 |
| GS8170LW72C-300I | Low-Noise Operational Amplifier 8-SOIC -40 to 85 |
| GS8170LW72C-333 | Low-Noise Operational Amplifier 8-PDIP -40 to 85 |
| GS832136GE-150IV | 2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GS8171DW36AC-300I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.8NS 209FBGA - Trays |
| GS8171DW36AC-350 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.7NS 209FBGA - Trays |
| GS8171DW36AC-350I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.7NS 209BGA - Trays |
| GS8171DW36AGC-250 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 2.1NS 209FBGA - Trays |
| GS8171DW36AGC-300 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.8NS 209FBGA - Trays |
發布緊急采購，3分鐘左右您將得到回復。