- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370388 > GS820E32AQ-6 x32 Fast Synchronous SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | GS820E32AQ-6 |
| 英文描述： | x32 Fast Synchronous SRAM |
| 中文描述： | X32號(hào)，快速同步SRAM |
| 文件頁(yè)數(shù)： | 1/23頁(yè) |
| 文件大小： | 649K |
| 代理商： | GS820E32AQ-6 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
Rev: 1.08 2/2001
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
1/23
2000, Giga Semiconductor, Inc.
GS82032AT/Q-200/180/166/133/100
64K x 32
2M Synchronous Burst SRAM
200 MHz–100 MHz
7.5 ns–12 ns
3.3 V V
DD
3.3 V and 2.5 V I/O
TQFP, QFP
Commercial Temp
Industrial Temp
Features
FT pin for user-configurable flow through or pipelined
operation
Single Cycle Deselect (SCD) operation
3.3 V +10%/–5% core power supply
2.5 V or 3.3 V I/O supply
LBO pin for Linear or Interleaved Burst mode
Internal input resistors on mode pins allow floating mode pins
Default to Interleaved Pipelined mode
Byte Write (BW) and/or Global Write (GW) operation
Common data inputs and data outputs
Clock Control, registered, address, data, and control
Internal self-timed write cycle
Automatic power-down for portable applications
JEDEC standard 100-lead TQFP or QFP package
-200
-180
Pipeline
3-1-1-1
t
KQ
I
DD
170 mA
155 mA
Flow
Through
2-1-1-1
I
DD
100 mA
100 mA
Functional Description
Applications
The GS82032A is a 2,097,152-bit high performance
synchronous SRAM with a 2-bit burst address counter.
Although of a type originally developed for Level 2 Cache
applications supporting high performance CPUs, the device
now finds application in synchronous SRAM applications,
ranging from DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enables (E
1
, E
2
, E
3
), address burst
control inputs (ADSP, ADSC, ADV), and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Burst mode, subsequent burst addresses are generated
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
Burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output Register can be controlled by
the user via the FT mode pin (Pin 14 in the TQFP). Holding
the FT mode pin low places the RAM in Flow Through mode,
causing output data to bypass the Data Output Register.
Holding FT high places the RAM in Pipelined mode,
activating the rising-edge-triggered Data Output Register.
SCD Pipelined Reads
The GS82032A is an SCD (Single Cycle Deselect) pipelined
synchronous SRAM. DCD (Dual Cycle Deselect) versions are
also available. SCD SRAMs pipeline deselect commands one
stage less than read commands. SCD RAMs begin turning off
their outputs immediately after the deselect command has been
captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS82032A operates on a 3.3 V power supply and all
inputs/outputs are 3.3 V- and 2.5 V-compatible. Separate
output power (V
DDQ
) pins are used to decouple output noise
from the internal circuit.
-166
6 ns
3.5 ns
140 mA
10 ns
8.5 ns
90 mA
-133
7.5 ns
4 ns
115 mA
12 ns
10 ns
80 mA
-100
10 ns
5 ns
90 mA
15 ns
12 ns
65 mA
tCycle
5 ns
3 ns
5.5 ns
3.2 ns
tCycle
t
KQ
8.8 ns
7.5 ns
9.1 ns
8 ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS820E32AQ-6I | x32 Fast Synchronous SRAM |
| GS820E32AQ-6IT | x32 Fast Synchronous SRAM |
| GS820E32AQ-6T | x32 Fast Synchronous SRAM |
| GS820E32AT-133 | x32 Fast Synchronous SRAM |
| GS820E32AT-133I | x32 Fast Synchronous SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS820E32AQ-6I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
| GS820E32AQ-6IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
| GS820E32AQ-6T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
| GS820E32AT | 制造商:GSI 制造商全稱:GSI Technology 功能描述:64K x 32 2Mb Synchronous Burst SRAM |
| GS820E32AT/Q-150/138/133/117/100/66 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64K x 32 2M Synchronous Burst SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。