欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS8322ZV18B-133I
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 36Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述: 2M X 18 ZBT SRAM, 8.5 ns, PBGA119
封裝: 14 X 22 MM, 1.27 PITCH, FPBGA-119
文件頁數: 28/39頁
文件大小: 975K
代理商: GS8322ZV18B-133I
Select DR
Capture DR
0
Shift DR
Exit1 DR
Pause DR
Exit2 DR
Update DR
1
Select IR
Capture IR
0
Shift IR
Exit1 IR
Pause IR
Exit2 IR
Update IR
1
Test Logic Reset
Run Test Idle
0
1
0
1
1
0
1
1
1
0
0
1
1
0
0
0
0
1
1
0
0
0
0
0
1
1
1
1
GS8322ZV18(B/E)/GS8322ZV36(B/E)/GS8322ZV72(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03a 2/2006
28/39
2002, GSI Technology
JTAG Tap Controller State Diagram
Instruction Descriptions
BYPASS
When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This
occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facili-
tate testing of other devices in the scan path.
SAMPLE/PRELOAD
SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is
loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and
I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and
are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because
the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents
while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will
not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the
TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP
operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then
places the boundary scan register between the TDI and TDO pins.
EXTEST
EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with
all logic 0s. The EXTEST command does not block or override the RAM’s input pins; therefore, the RAM’s internal state is
still determined by its input pins.
相關PDF資料
PDF描述
GS8322ZV18B-150 36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8322ZV18B-150I 36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8322ZV18B-166 36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8322ZV18B-166I 36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8322ZV18B-200 36Mb Pipelined and Flow Through Synchronous NBT SRAM
相關代理商/技術參數
參數描述
GS8322ZV18B-150 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 2MX18 8.5NS/3.8NS 119FBGA - Trays
GS8322ZV72C-133 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 36MBIT 512KX72 8.5NS/4NS 209FBGA - Trays
GS8322ZV72C-150 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 36MBIT 512KX72 8.5NS/3.8NS 209FBGA - Trays
GS8322ZV72C-166 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 36MBIT 512KX72 8NS/3.5NS 209FBGA - Trays
GS8324Z36B-133 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 36MBIT 1MX36 10NS/4NS 119FBGA - Trays
主站蜘蛛池模板: 台中县| 前郭尔| 柳河县| 临夏县| 巫溪县| 天门市| 临澧县| 乐平市| 双江| 斗六市| 儋州市| 韶关市| 绥宁县| 石家庄市| 新竹市| 婺源县| 屯门区| 上栗县| 泸溪县| 本溪| 荆门市| 雅安市| 乌拉特后旗| 平遥县| 石首市| 锦屏县| 杨浦区| 扬州市| 义马市| 陆良县| 和田市| 嘉峪关市| 金湖县| 屏边| 乡宁县| 景宁| 景东| 潍坊市| 抚宁县| 商洛市| 樟树市|