- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383049 > GS8330DW36C-200 (Electronic Theatre Controls, Inc.) DIODE ZENER SINGLE 1000mW 75Vz 3.3mA-Izt 0.05 5uA-Ir 56Vr DO41-GLASS 5K/REEL PDF資料下載
參數(shù)資料
| 型號(hào)： | GS8330DW36C-200 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | DIODE ZENER SINGLE 1000mW 75Vz 3.3mA-Izt 0.05 5uA-Ir 56Vr DO41-GLASS 5K/REEL |
| 中文描述： | 雙晚寫SigmaRAM |
| 文件頁(yè)數(shù)： | 1/30頁(yè) |
| 文件大小： | 583K |
| 代理商： | GS8330DW36C-200 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)
Rev: 1.00 6/2003
Specifications cited are design targets and are subject to change without notice. For latest documentation contact your GSI representative.
1/30
2003, GSI Technology, Inc.
Preliminary
GS8330DW36/72C-250/200
36Mb
Σ
1x1Dp CMOS I/O
Double Late Write SigmaRAM
200 MHz–250 MHz
1.8 V V
DD
1.8 V I/O
209-Bump BGA
Commercial Temp
Industrial Temp
Features
Double Late Write mode, Pipelined Read mode
JEDEC-standard SigmaRAM
pinout and package
1.8 V +150/–100 mV core power supply
1.8 V CMOS Interface
ZQ controlled user-selectable output drive strength
Dual Cycle Deselect
Burst Read and Write option
Fully coherent read and write pipelines
Echo Clock outputs track data output drivers
Byte write operation (9-bit bytes)
2 user-programmable chip enable inputs
IEEE 1149.1 JTAG-compliant Serial Boundary Scan
209-bump, 14 mm x 22 mm, 1 mm bump pitch BGA package
Pin-compatible with future 72Mb and 144Mb devices
SigmaRAM Family Overview
GS8330
DW
36/72 SigmaRAMs are built in compliance with
the SigmaRAM pinout standard for synchronous SRAMs.
They are 37,748,736-bit (36Mb) SRAMs. This family of wide,
very low voltage CMOS I/O SRAMs is designed to operate at
the speeds needed to implement economical high performance
networking systems.
Σ
RAMs are offered in a number of configurations including
Late Write, Double Late Write, and Double Data Rate (DDR).
The logical differences between the protocols employed by
these RAMs mainly involve various approaches to write
cueing and data transfer rates. The
Σ
RAM
family standard
allows a user to implement the interface protocol best suited to
the task at hand.
Functional Description
Because SigmaRAMs are synchronous devices, address data
inputs and read/write control inputs are captured on the rising
edge of the input clock. Write cycles are internally self-timed
and initiated by the rising edge of the clock input. This feature
eliminates complex off-chip write pulse generation required by
asynchronous SRAMs and simplifies input signal timing.
Σ
RAMs support pipelined reads utilizing a rising-edge-
triggered output register. They also utilize a Dual Cycle
Deselect (DCD) output deselect protocol.
Σ
RAMs are implemented with high performance CMOS
technology and are packaged in a 209-bump BGA.
Key Fast Bin Specs
Symbol
-250
Cycle Time
tKHKH
4.0 ns
Access Time
tKHQV
2.1 ns
209-Bump, 14 mm x 22 mm BGA
1 mm Bump Pitch, 11 x 19 Bump Array
Bottom View
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8330DW36C-200I | 1 watt dc-dc converters |
| GS8330DW36C-250 | RECTIFIER FAST-RECOVERY SINGLE 1A 50V 30A-ifsm 1.2V-vf 200ns 5uA-ir DO-41 5K/AMMO |
| GS8330DW36C-250I | RECTIFIER FAST-RECOVERY SINGLE 1A 50V 30A-ifsm 1.2V-vf 200ns 5uA-ir DO-41 1K/BULK |
| GS8330DW72 | 1 watt dc-dc converters |
| GS8330DW36 | 1 watt dc-dc converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8342D06BD-350 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342D06BD-500 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342D06BD-550 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342D06BD-550I | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342D08AE-167 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 4MX8 0.5NS 165FPBGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。