欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): GS8640ZV18T-200I
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 72Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述: 4M X 18 ZBT SRAM, 7.5 ns, PQFP100
封裝: TQFP-100
文件頁(yè)數(shù): 11/23頁(yè)
文件大?。?/td> 450K
代理商: GS8640ZV18T-200I
GS8640ZV18/36T-300/250/200/167
Product Preview
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 9/2004
11/23
2004, GSI Technology
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
Mode Pin Functions
Note:
There is a pull-up device FT pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the
default states as specified in the above tables.
Burst Counter Sequences
BPR 1999.05.18
Mode Name
Pin Name
State
L
H
L
H or NC
L or NC
Function
Linear Burst
Interleaved Burst
Flow Through
Pipeline
Active
Standby, I
DD
= I
SB
Burst Order Control
LBO
Output Register Control
FT
Power Down Control
ZZ
H
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
相關(guān)PDF資料
PDF描述
GS8640ZV18T-250 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV18T-250I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV18T-300 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV18T-300I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV36GT-167 72Mb Pipelined and Flow Through Synchronous NBT SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8640ZV18T-250 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV18T-250I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV18T-300 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 4MX18 5.5NS/2.3NS 100TQFP - Trays
GS8640ZV18T-300I 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 4MX18 5.5NS/2.3NS 100TQFP - Trays
GS8640ZV36GT-167 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
主站蜘蛛池模板: 唐河县| 阜南县| 五寨县| 阿拉善右旗| 北宁市| 青海省| 江孜县| 永仁县| 马尔康县| 涟源市| 平泉县| 常宁市| 家居| 从化市| 巴林右旗| 周至县| 张家港市| 永川市| 大宁县| 中牟县| 梧州市| 阿瓦提县| 梨树县| 白山市| 宁城县| 依兰县| 乡城县| 平果县| 邵阳县| 建湖县| 滁州市| 西青区| 深泽县| 凤冈县| 涡阳县| 区。| 宣恩县| 灵石县| 天峨县| 武川县| 凌云县|