欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: GS8640ZV18T-300
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 72Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述: 4M X 18 ZBT SRAM, 5.5 ns, PQFP100
封裝: TQFP-100
文件頁數(shù): 11/23頁
文件大小: 450K
代理商: GS8640ZV18T-300
GS8640ZV18/36T-300/250/200/167
Product Preview
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 9/2004
11/23
2004, GSI Technology
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
Mode Pin Functions
Note:
There is a pull-up device FT pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the
default states as specified in the above tables.
Burst Counter Sequences
BPR 1999.05.18
Mode Name
Pin Name
State
L
H
L
H or NC
L or NC
Function
Linear Burst
Interleaved Burst
Flow Through
Pipeline
Active
Standby, I
DD
= I
SB
Burst Order Control
LBO
Output Register Control
FT
Power Down Control
ZZ
H
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
相關(guān)PDF資料
PDF描述
GS8640ZV18T-300I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV36GT-167 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV36GT-167I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV36GT-200 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV36GT-200I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8640ZV18T-300I 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 4MX18 5.5NS/2.3NS 100TQFP - Trays
GS8640ZV36GT-167 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV36GT-167I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV36GT-200 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8640ZV36GT-200I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
主站蜘蛛池模板: 利津县| 长乐市| 乌兰察布市| 襄垣县| 屏南县| 曲麻莱县| 桂林市| 潼南县| 隆回县| 湖口县| 石家庄市| 顺平县| 隆回县| 陆丰市| 英吉沙县| 永寿县| 冷水江市| 建瓯市| 西乌| 确山县| 丰台区| 菏泽市| 昆明市| 新闻| 南康市| 开封县| 长沙市| 荔波县| 南郑县| 乌鲁木齐县| 和政县| 宁武县| 正蓝旗| 安国市| 横山县| 灌阳县| 松江区| 太白县| 沁阳市| 壶关县| 内乡县|