欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): GS8642ZV18B-250
廠商: GSI TECHNOLOGY
元件分類(lèi): DRAM
英文描述: 72Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述: 4M X 18 ZBT SRAM, 6.5 ns, PBGA119
封裝: 22 X 14 MM, 1.27 MM PITCH, BGA-119
文件頁(yè)數(shù): 9/32頁(yè)
文件大小: 805K
代理商: GS8642ZV18B-250
Synchronous Truth Table
Operation
Type
Address
CK CKE ADV W Bx E
1
E
2
E
3
G ZZ
DQ
Notes
Read Cycle, Begin Burst
R
External
L-H
L
L
H
X
L
H
L
L
L
Q
Read Cycle, Continue Burst
B
Next
L-H
L
H
X
X
X
X
X
L
L
Q
1,10
NOP/Read, Begin Burst
R
External
L-H
L
L
H
X
L
H
L
H
L
High-Z
2
Dummy Read, Continue Burst
B
Next
L-H
L
H
X
X
X
X
X
H
L
High-Z
1,2,10
Write Cycle, Begin Burst
W
External
L-H
L
L
L
L
L
H
L
X
L
D
3
Write Cycle, Continue Burst
B
Next
L-H
L
H
X
L
X
X
X
X
L
D
1,3,10
Write Abort, Continue Burst
B
Next
L-H
L
H
X
H
X
X
X
X
L
High-Z 1,2,3,10
Deselect Cycle, Power Down
D
None
L-H
L
L
X
X
H
X
X
X
L
High-Z
Deselect Cycle, Power Down
D
None
L-H
L
L
X
X
X
X
H
X
L
High-Z
Deselect Cycle, Power Down
D
None
L-H
L
L
X
X
X
L
X
X
L
High-Z
Deselect Cycle
D
None
L-H
L
L
L
H
L
H
L
X
L
High-Z
1
Deselect Cycle, Continue
D
None
L-H
L
H
X
X
X
X
X
X
L
High-Z
1
Sleep Mode
None
X
X
X
X
X
X
X
X
X
H
High-Z
Clock Edge Ignore, Stall
Current
L-H
H
X
X
X
X
X
X
X
L
-
4
Notes:
1.
Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Dese-
lect cycle is executed first.
Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the W
pin is sampled low but no Byte Write pins are active so no write operation is performed.
G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during
write cycles.
If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a write cycle, the bus
will remain in High Z.
X = Don’t Care; H = Logic High; L = Logic Low; Bx = High = All Byte Write signals are high; Bx = Low = One or more Byte/Write
signals are Low
All inputs, except G and ZZ must meet setup and hold times of rising clock edge.
Wait states can be inserted by setting CKE high.
This device contains circuitry that ensures all outputs are in High Z during power-up.
A 2-bit burst counter is incorporated.
10. The address counter is incriminated for all Burst continue cycles.
2.
3.
4.
5.
6.
7.
8.
9.
Product Preview
GS8642ZV18(B)/GS8642ZV36(B)/GS8642ZV72(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 5/2005
9/32
2004, GSI Technology
相關(guān)PDF資料
PDF描述
GS8642ZV18B-250I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV18B-300 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV18B-300I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV18GB-167 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV18GB-167I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8642ZV18B-250I 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV18B-300 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV18B-300I 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV18GB-167 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV18GB-167I 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
主站蜘蛛池模板: 鲁甸县| 武义县| 汾西县| 桃园县| 滦南县| 沙洋县| 合阳县| 南召县| 衡阳县| 彭泽县| 雷州市| 南汇区| 浮山县| 霍山县| 松潘县| 肇东市| 南宫市| 民勤县| 清水县| 中方县| 琼结县| 肥乡县| 两当县| 迁西县| 中超| 密山市| 鄱阳县| 万安县| 南宁市| 东源县| 财经| 监利县| 宁城县| 沈丘县| 皮山县| 桦川县| 玉山县| 华池县| 鄂托克前旗| 千阳县| 柳河县|