欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS8644ZV36E-133
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 72Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述: 2M X 36 ZBT SRAM, 8.5 ns, PBGA165
封裝: 15 X 17 MM, 1 MM PITCH, FBGA-165
文件頁數: 26/37頁
文件大小: 776K
代理商: GS8644ZV36E-133
Product Preview
GS8644ZV18(B/E)/GS8644ZV36(B/E)/GS8644ZV72(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03 11/2004
26/37
2003, GSI Technology
JTAG TAP Block Diagram (2-die module)
Identification (ID) Register
The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in
Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM.
It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the
controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.
Tap Controller Instruction Set
Overview
There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific
(Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be
implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load
address, data or control signals into the RAM or to preload the I/O buffers.
When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01.
When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired
instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the
TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this
device is listed in the following table.
Instruction Register
ID Code Register
·
31 30 29
Boundary Scan Register
0
1
2
0
· · ·
1
2
0
Bypass Register
TDI
TDO
TMS
TCK
Test Access Port (TAP) Controller
1
·
1
0
·
·
·
·
·
·
·
·
·
Control Signals
·
Instruction Register
ID Code Register
·
31 30 29
Boundary Scan Register
0
1
2
0
· · ·
1
2
0
Bypass Register
TDI
TDO
Test Access Port (TAP) Controller
1
·
1
0
·
·
·
·
·
·
·
·
·
Control Signals
·
··
相關PDF資料
PDF描述
GS8644ZV36E-133I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644ZV36E-150 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644ZV36E-150I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644ZV36E-166 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644ZV36E-166I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
相關代理商/技術參數
參數描述
GS8644ZV36E-133I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 72MBIT 2MX36 8.5NS/3.5NS 165FBGA - Trays
GS8644ZV36E-150 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 72MBIT 2MX36 7.5NS/3.3NS 165FBGA - Trays
GS8644ZV36E-150I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 72MBIT 2MX36 7.5NS/3.3NS 165FBGA - Trays
GS8644ZV36E-166 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 72MBIT 2MX36 7NS/2.9NS 165FBGA - Trays
GS8644ZV36E-166I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 72MBIT 2MX36 7NS/2.9NS 165FBGA - Trays
主站蜘蛛池模板: 隆回县| 石河子市| 呼和浩特市| 隆安县| 辽阳市| 洪洞县| 临邑县| 澄江县| 阿鲁科尔沁旗| 文昌市| 教育| 久治县| 凯里市| 新沂市| 五指山市| 大理市| 卢龙县| 文山县| 北京市| 天等县| 广宁县| 积石山| 南澳县| 遂川县| 晋江市| 云南省| 凤城市| 铜梁县| 五常市| 濮阳县| 城口县| 正宁县| 大姚县| 尉犁县| 剑川县| 巨野县| 西华县| 广元市| 郎溪县| 邯郸市| 土默特左旗|