欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS8644ZV36E-166
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 72Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述: 2M X 36 ZBT SRAM, 7 ns, PBGA165
封裝: 15 X 17 MM, 1 MM PITCH, FBGA-165
文件頁數: 28/37頁
文件大小: 776K
代理商: GS8644ZV36E-166
Product Preview
GS8644ZV18(B/E)/GS8644ZV36(B/E)/GS8644ZV72(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03 11/2004
28/37
2003, GSI Technology
EXTEST
EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with
all logic 0s. The EXTEST command does not block or override the RAM’s input pins; therefore, the RAM’s internal state is
still determined by its input pins.
Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command.
Then the EXTEST command is used to output the Boundary Scan Register’s contents, in parallel, on the RAM’s data output
drivers on the falling edge of TCK when the controller is in the Update-IR state.
Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruc-
tion is selected, the sate of all the RAM’s input and I/O pins, as well as the default values at Scan Register locations not asso-
ciated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR
state, the RAM’s output pins drive out the value of the Boundary Scan Register location with which each output pin is associ-
ated.
IDCODE
The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and
places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction
loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.
SAMPLE-Z
If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-
Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR
state.
RFU
These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.
相關PDF資料
PDF描述
GS8644ZV36E-166I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644ZV36E-200 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644ZV36E-200I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644ZV36E-225 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644ZV36E-225I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
相關代理商/技術參數
參數描述
GS8644ZV36E-166I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 72MBIT 2MX36 7NS/2.9NS 165FBGA - Trays
GS8644ZV36E-200 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 72MBIT 2MX36 6.5NS/2.7NS 165FBGA - Trays
GS8644ZV36E-200I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 72MBIT 2MX36 6.5NS/2.7NS 165FBGA - Trays
GS8644ZV36E-225 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 72MBIT 2MX36 6.5NS/2.5NS 165FBGA - Trays
GS8644ZV36E-225I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 72MBIT 2MX36 6.5NS/2.5NS 165FBGA - Trays
主站蜘蛛池模板: 保靖县| 墨玉县| 涞源县| 万年县| 米林县| 廉江市| 伊金霍洛旗| 辽中县| 星子县| 密云县| 讷河市| 彭州市| 乡城县| 平凉市| 泗阳县| 珲春市| 即墨市| 永修县| 青铜峡市| 图们市| 屏东市| 二连浩特市| 杭州市| 新闻| 孙吴县| 盐池县| 金华市| 泊头市| 隆回县| 延边| 如东县| 蒙山县| 息烽县| 开阳县| 册亨县| 武隆县| 方城县| 兴安盟| 武冈市| 铁岭县| 尚志市|