欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): GS8644ZV72C-133I
廠商: GSI TECHNOLOGY
元件分類(lèi): DRAM
英文描述: 72Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述: 1M X 72 ZBT SRAM, 8.5 ns, PBGA209
封裝: 14 X 22 MM, 1 MM PITCH, BGA-209
文件頁(yè)數(shù): 28/37頁(yè)
文件大小: 776K
代理商: GS8644ZV72C-133I
Product Preview
GS8644ZV18(B/E)/GS8644ZV36(B/E)/GS8644ZV72(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03 11/2004
28/37
2003, GSI Technology
EXTEST
EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with
all logic 0s. The EXTEST command does not block or override the RAM’s input pins; therefore, the RAM’s internal state is
still determined by its input pins.
Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command.
Then the EXTEST command is used to output the Boundary Scan Register’s contents, in parallel, on the RAM’s data output
drivers on the falling edge of TCK when the controller is in the Update-IR state.
Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruc-
tion is selected, the sate of all the RAM’s input and I/O pins, as well as the default values at Scan Register locations not asso-
ciated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR
state, the RAM’s output pins drive out the value of the Boundary Scan Register location with which each output pin is associ-
ated.
IDCODE
The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and
places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction
loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.
SAMPLE-Z
If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-
Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR
state.
RFU
These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.
相關(guān)PDF資料
PDF描述
GS8644ZV72C-150 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644ZV72C-150I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644ZV72C-166 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8662D18GE-200 72Mb SigmaQuad-II Burst of 4 SRAM
GS8662D08E 72Mb SigmaQuad-II Burst of 4 SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8644ZV72C-150 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 72MBIT 1MX72 7.5NS/3.3NS 209FBGA - Trays
GS8644ZV72C-150I 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 72MBIT 1MX72 7.5NS/3.3NS 209FBGA - Trays
GS8644ZV72C-166 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 72MBIT 1MX72 7NS/2.9NS 209FBGA - Trays
GS8644ZV72C-166I 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644ZV72C-200 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
主站蜘蛛池模板: 东兴市| 集安市| 彩票| 饶阳县| 石城县| 江孜县| 石棉县| 登封市| 新沂市| 南投市| 都匀市| 滨州市| 北安市| 斗六市| 吴江市| 凤庆县| 衡水市| 南充市| 育儿| 高唐县| 威远县| 凌海市| 上高县| 吴旗县| 额尔古纳市| 闸北区| 合肥市| 贵州省| 营山县| 广昌县| 余干县| 洪洞县| 莆田市| 黑龙江省| 辰溪县| 永城市| 江都市| 汉沽区| 边坝县| 磐安县| 新河县|