- 您現在的位置：買賣IC網 > PDF目錄385335 > GS8662Q08E-250 (GSI TECHNOLOGY) 72Mb SigmaQuad-II Burst of 2 SRAM PDF資料下載
參數資料
| 型號： | GS8662Q08E-250 |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | DRAM |
| 英文描述： | 72Mb SigmaQuad-II Burst of 2 SRAM |
| 中文描述： | 8M X 8 STANDARD SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數： | 7/35頁 |
| 文件大小： | 993K |
| 代理商： | GS8662Q08E-250 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
Preliminary
GS8662Q08/09/18/36E-300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
7/35
2005, GSI Technology
Background
Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are
needed. Therefore, the SigmaQuad-II SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O
SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from
Separate I/O SRAMs can cut the RAM’s bandwidth in half.
Alternating Read-Write Operations
SigmaQuad-II SRAMs follow a few simple rules of operation.
- Read or Write commands issued on one port are never allowed to interrupt an operation in progress on the other port.
- Read or Write data transfers in progress may not be interrupted and re-started.
- R and W high always deselects the RAM.
- All address, data, and control inputs are sampled on clock edges.
In order to enforce these rules, each RAM combines present state information with command inputs. See the Truth Table for
details.
SigmaQuad-II B2 SRAM DDR Read
The read port samples the status of the Address Input and R pins at each rising edge of K. A low on the Read Enable-bar pin, R,
begins a read cycle. Data can be clocked out after the next rising edge of K with a rising edge of C (or by K if C and C are tied
high), and after the following rising edge of K with a rising edge of C (or by K if C and C are tied high). Clocking in a high on the
Read Enable-bar pin, R, begins a read port deselect cycle.
SigmaQuad-II B2 Double Data Rate SRAM Read First
Read A
NOP
Write B
Read C Write D
Read E Write F
Read G Write H
A
B
C
D
E
F
G
H
B
B+1
D
D+1
F
F+1
H
H+1
B
B+1
D
D+1
F
F+1
H
H+1
A
A+1
C
C+1
E
K
K
Address
R
W
BWx
D
C
C
Q
CQ
CQ
相關PDF資料 |
PDF描述 |
|---|---|
| GS8662Q08E-250I | 72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q08E-300 | 72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q08E-300I | 72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q08GE-167 | 72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q08GE-167I | 72Mb SigmaQuad-II Burst of 2 SRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GS8662Q08E-250I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q08E-300 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q08E-300I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q08GE-167 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q08GE-167I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM |
發布緊急采購，3分鐘左右您將得到回復。