- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385336 > GS8662Q36E-200 (GSI TECHNOLOGY) 72Mb SigmaQuad-II Burst of 2 SRAM PDF資料下載
參數(shù)資料
| 型號： | GS8662Q36E-200 |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | DRAM |
| 英文描述： | 72Mb SigmaQuad-II Burst of 2 SRAM |
| 中文描述： | 2M X 36 STANDARD SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 27/35頁 |
| 文件大小： | 993K |
| 代理商： | GS8662Q36E-200 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
ID Register Contents
Bit #
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
0
x36
X
X
X
X
0
0
0
0
1
0
0
1
0
0
0
1
0
0
0
0
0
0
0 1 1 0 1 1 0 0 1
1
x18
X
X
X
X
0
0
0
0
1
0
0
1
0
0
0
1
0
0
1
0
0
0
0 1 1 0 1 1 0 0 1
1
x9
X
X
X
X
0
0
0
0
1
0
0
1
0
0
0
1
0
0
1
1
0
0
0 1 1 0 1 1 0 0 1
1
x8
X
X
X
X
0
0
0
0
1
0
0
1
0
0
0
1
0
1
1
1
0
0
0 1 1 0 1 1 0 0 1
1
Preliminary
GS8662Q08/09/18/36E-300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
27/35
2005, GSI Technology
Tap Controller Instruction Set
Overview
There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific
(Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be
implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load
address, data or control signals into the RAM or to preload the I/O buffers.
When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01.
When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired
instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the
TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this
device is listed in the following table.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8662Q36E-200I | 72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q36E-250 | 72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q36E-300 | 72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q36E-300I | 72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q36GE-167 | 72Mb SigmaQuad-II Burst of 2 SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8662Q36E-200I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 2MX36 0.45NS 165FBGA - Trays |
| GS8662Q36E-250 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q36E-250I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 2MX36 0.45NS 165FBGA - Trays 制造商:GSI Technology, Inc. 功能描述:SRAM Chip Sync Dual 1.8V 72M-Bit 2M x 36 0.45ns 165-Pin FBGA Tray |
| GS8662Q36E-300 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM |
| GS8662Q36E-300I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。