欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS8662Q36GE-200I
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 72Mb SigmaQuad-II Burst of 2 SRAM
中文描述: 2M X 36 STANDARD SRAM, 0.45 ns, PBGA165
封裝: 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
文件頁數: 29/35頁
文件大?。?/td> 993K
代理商: GS8662Q36GE-200I
Preliminary
GS8662Q08/09/18/36E-300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
29/35
2005, GSI Technology
EXTEST
EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with
all logic 0s. The EXTEST command does not block or override the RAM’s input pins; therefore, the RAM’s internal state is
still determined by its input pins.
Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command.
Then the EXTEST command is used to output the Boundary Scan Register’s contents, in parallel, on the RAM’s data output
drivers on the falling edge of TCK when the controller is in the Update-IR state.
Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruc-
tion is selected, the sate of all the RAM’s input and I/O pins, as well as the default values at Scan Register locations not asso-
ciated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR
state, the RAM’s output pins drive out the value of the Boundary Scan Register location with which each output pin is associ-
ated.
IDCODE
The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and
places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction
loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.
SAMPLE-Z
If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-
Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR
state.
RFU
These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.
JTAG TAP Instruction Set Summary
Instruction
Code
Description
Notes
EXTEST
000
Places the Boundary Scan Register between TDI and TDO.
1
IDCODE
001
Preloads ID Register and places it between TDI and TDO.
1, 2
SAMPLE-Z
010
Captures I/O ring contents. Places the Boundary Scan Register between TDI and
TDO.
Forces all RAM output drivers to High-Z.
1
RFU
011
Do not use this instruction; Reserved for Future Use.
1
SAMPLE/
PRELOAD
100
Captures I/O ring contents. Places the Boundary Scan Register between TDI and
TDO.
1
RFU
101
Do not use this instruction; Reserved for Future Use.
1
RFU
110
Do not use this instruction; Reserved for Future Use.
1
BYPASS
111
Places Bypass Register between TDI and TDO.
1
Notes:
1.
2.
Instruction codes expressed in binary, MSB on left, LSB on right.
Default instruction automatically loaded at power-up and in test-logic-reset state.
相關PDF資料
PDF描述
GS8662Q36GE-250 72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q36GE-250I 72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q36GE-300 72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q36GE-300I 72Mb SigmaQuad-II Burst of 2 SRAM
GS8662R08E-333I 72Mb SigmaCIO DDR-II Burst of 4 SRAM
相關代理商/技術參數
參數描述
GS8662Q36GE-250 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q36GE-250I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q36GE-300 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q36GE-300I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaQuad-II Burst of 2 SRAM
GS8662R08BD-167 制造商:GSI Technology 功能描述:GS8662R08BD-167 - Trays
主站蜘蛛池模板: 西华县| 磴口县| 游戏| 和林格尔县| 舟曲县| 卓资县| 彰化市| 潞城市| 定边县| 东丰县| 屯留县| 汉源县| 公主岭市| 增城市| 宁明县| 时尚| 宁远县| 南投县| 洪湖市| 呈贡县| 珲春市| 凤台县| 道孚县| 元谋县| 平山县| 白城市| 方正县| 奈曼旗| 北宁市| 柳林县| 孙吴县| 偏关县| 新晃| 紫金县| 广丰县| 盘山县| 荥经县| 鹿泉市| 西峡县| 伊宁县| 汝南县|