欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS8662R08E-333I
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 72Mb SigmaCIO DDR-II Burst of 4 SRAM
中文描述: 8M X 8 DDR SRAM, 0.45 ns, PBGA165
封裝: 15 MM X 17 MM, 1MM PITCH, FPBGA-165
文件頁數: 21/37頁
文件大小: 942K
代理商: GS8662R08E-333I
Preliminary
GS8662R08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
21/37
2005, GSI Technology
Hold Times
Address Input Hold Time
t
KHAX
0.4
0.4
0.5
0.6
0.7
ns
Control Input Hold Time
t
KHIX
0.4
0.4
0.5
0.6
0.7
ns
Data Input Hold Time
Notes:
1.
All Address inputs must meet the specified setup and hold times for all latching clock edges.
2.
Control singles are R, W, BW0, BW1, and (NW0, NW1 for x8) and (BW2, BW3 for x36).
3.
If C, C are tied high, K, K become the references for C, C timing parameters
4.
To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN
parameter that is worst case at totally different test conditions (0
°
C, 1.9 V) than tCHQZ, which is a MAX parameter (worst case at 70
°
C, 1.7 V). It is not possible for two
SRAMs on the same board to be at such different voltages and temperatures.
5.
Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
6.
V
DD
slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V
DD
and input clock are stable.
7.
Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guard
bands and test setup variations.
t
KHDX
0.28
0.3
0.35
0.4
0.5
ns
AC Electrical Characteristics (Continued)
Parameter
Symbol
-333
-300
-250
-200
-167
Units
N
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
相關PDF資料
PDF描述
GS8662R09GE-167 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09GE-167I 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09GE-200 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09GE-200I 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09GE-250 72Mb SigmaCIO DDR-II Burst of 4 SRAM
相關代理商/技術參數
參數描述
GS8662R08GE-167 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R08GE-167I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R08GE-200 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R08GE-200I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R08GE-250 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
主站蜘蛛池模板: 古交市| 临泽县| 大庆市| 宝鸡市| 双峰县| 广灵县| 大兴区| 定兴县| 瑞丽市| 东莞市| 潢川县| 涿州市| 莲花县| 六盘水市| 龙南县| 岳阳县| 岳普湖县| 柘城县| 陆河县| 六盘水市| 石河子市| 隆子县| 米脂县| 靖边县| 兴文县| 台山市| 定安县| 建始县| 潢川县| 微山县| 容城县| 汉中市| 黎川县| 临西县| 仁化县| 鞍山市| 天柱县| 万年县| 惠州市| 旅游| 珲春市|