欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS8662R36E-167
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 72Mb SigmaCIO DDR-II Burst of 4 SRAM
中文描述: 2M X 36 DDR SRAM, 0.5 ns, PBGA165
封裝: 15 MM X 17 MM, 1MM PITCH, FPBGA-165
文件頁數: 26/37頁
文件大小: 942K
代理商: GS8662R36E-167
Preliminary
GS8662R08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
26/37
2005, GSI Technology
JTAG Port Operation
Overview
The JTAG Port on this RAM operates in a manner that is compliant with the current IEEE Standard, a serial boundary scan
interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V
DD
. The JTAG output
drivers are powered by V
DD
.
Disabling the JTAG Port
It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless
clocked. TCK, TDI, and TMS are designed with internal pull-up circuits.To assure normal operation of the RAM with the JTAG
Port unused, TCK, TDI, and TMS may be left floating or tied to either V
DD
or V
SS
. TDO should be left unconnected.
JTAG Pin Descriptions
Pin
Pin Name
I/O
Description
TCK
Test Clock
In
Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate
from the falling edge of TCK.
TMS
Test Mode Select
In
The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP
controller state machine. An undriven TMS input will produce the same result as a logic one input
level.
TDI
Test Data In
In
The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers
placed between TDI and TDO. The register placed between TDI and TDO is determined by the
state of the TAP Controller state machine and the instruction that is currently loaded in the TAP
Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce
the same result as a logic one input level.
TDO
Test Data Out
Out
Output that is active depending on the state of the TAP state machine. Output changes in
response to the falling edge of TCK. This is the output side of the serial registers placed between
TDI and TDO.
Note:
This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is
held high for five rising edges of TCK. The TAP Controller is also reset automatically at power-up.
JTAG Port Registers
Overview
The various JTAG registers, referred to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s
and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the
rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the
TDI and TDO pins.
Instruction Register
The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or
the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the
TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the
controller is placed in Test-Logic-Reset state.
Bypass Register
The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through
the RAM’s JTAG Port to another device in the scan chain with as little delay as possible.
相關PDF資料
PDF描述
GS8662R36E-167I 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R36E-200 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R36E-200I 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R36E-250 72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R36E-250I 72Mb SigmaCIO DDR-II Burst of 4 SRAM
相關代理商/技術參數
參數描述
GS8662R36E-167I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R36E-200 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R36E-200I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R36E-250 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R36E-250I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
主站蜘蛛池模板: 花垣县| 游戏| 铜川市| 沽源县| 会宁县| 闵行区| 潞西市| 县级市| 蒲城县| 秦皇岛市| 盐山县| 阜平县| 三原县| 闸北区| 灵台县| 寿光市| 屏东县| 大荔县| 关岭| 十堰市| 芦溪县| 隆安县| 顺义区| 罗山县| 璧山县| 三河市| 绥中县| 灌云县| 鄢陵县| 黄龙县| 嵩明县| 榆中县| 交城县| 云龙县| 玛多县| 仁布县| 九龙坡区| 当涂县| 铁岭市| 石阡县| 防城港市|