欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS8662S08E-333
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 72Mb Burst of 2 DDR SigmaSIO-II SRAM
中文描述: 8M X 8 DDR SRAM, 0.45 ns, PBGA165
封裝: 15 X 17 MM, 1 MM PITCH, MO-216CAB-1, FPBGA-165
文件頁數: 22/37頁
文件大小: 960K
代理商: GS8662S08E-333
Preliminary
GS8662S08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
22/37
2005, GSI Technology
Hold Times
Address Input Hold Time
t
KHAX
0.4
0.4
0.5
0.6
0.7
ns
Control Input Hold Time
t
KHIX
0.4
0.4
0.5
0.6
0.7
ns
Data Input Hold Time
Notes:
1.
All Address inputs must meet the specified setup and hold times for all latching clock edges.
2.
Control singles are R, W, BW0, BW1, and (NW0, NW1 for x8) and (BW2, BW3 for x36).
3.
If C, C are tied high, K, K become the references for C, C timing parameters
4.
To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus conten-
tion because tCHQX1 is a MIN parameter that is worst case at totally different test conditions (0
°
C, 1.9 V) than tCHQZ, which is a MAX
parameter (worst case at 70
°
C, 1.7 V). It is not possible for two SRAMs on the same board to be at such different voltages and tempera-
tures.
5.
Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
6.
V
DD
slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V
DD
and input clock are stable.
7.
Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from echo clock to data. The datasheet
parameters reflect tester guard bands and test setup variations.
t
KHDX
0.28
0.3
0.35
0.4
0.5
ns
AC Electrical Characteristics (Continued)
Parameter
Symbol
-333
-300
-250
-200
-167
Units
N
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
相關PDF資料
PDF描述
GS8662S08GE-167 72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08GE-167I 72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08GE-200 72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08GE-200I 72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08GE-250 72Mb Burst of 2 DDR SigmaSIO-II SRAM
相關代理商/技術參數
參數描述
GS8662S08E-333I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08GE-167 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08GE-167I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08GE-200 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08GE-200I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM
主站蜘蛛池模板: 镇巴县| 从化市| 正安县| 揭西县| 西宁市| 仁怀市| 耿马| 关岭| 阳山县| 永和县| 海南省| 宁化县| 香河县| 东方市| 桃园市| 娄底市| 满洲里市| 宣恩县| 木里| 黑河市| 阳新县| 阿克苏市| 萍乡市| 泸州市| 山阳县| 深泽县| 武川县| 台北市| 隆化县| 洮南市| 阿图什市| 嵩明县| 安宁市| 黑水县| 西安市| 镇雄县| 商河县| 鲜城| 夹江县| 海宁市| 绥阳县|