- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385338 > GS88136AD-133I (GSI TECHNOLOGY) 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs PDF資料下載
參數(shù)資料
| 型號(hào)： | GS88136AD-133I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | DRAM |
| 英文描述： | 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs |
| 中文描述： | 256K X 36 CACHE SRAM, 8.5 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 1/36頁 |
| 文件大小： | 606K |
| 代理商： | GS88136AD-133I |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
GS88118A(T/D)/GS88132A(D)/GS88136A(T/D)
512K x 18, 256K x 36
9Mb Synchronous Burst SRAMs
250 MHz
–
133 MHz
2.5 V or 3.3 V V
DD
2.5 V or 3.3 V I/O
100-Pin TQFP & 165-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.04 3/2005
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
1/36
2001, GSI Technology
Features
IEEE 1149.1 JTAG-compatible Boundary Scan
2.5 V or 3.3 V +10%/–10% core power supply
2.5 V or 3.3 V I/O supply
LBO pin for Linear or Interleaved Burst mode
Internal input resistors on mode pins allow floating mode pins
Byte Write (BW) and/or Global Write (GW) operation
Internal self-timed write cycle
Automatic power-down for portable applications
JEDEC-standard packages
Functional Description
Applications
The GS88118/36AT/D is a 9,437,184-bit high performance
synchronous SRAM with a 2-bit burst address counter.
Although of a type originally developed for Level 2 Cache
applications supporting high performance CPUs, the device
now finds application in synchronous SRAM applications,
ranging from DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1, E2), address burst
control inputs (ADSP, ADSC, ADV) and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Burst mode, subsequent burst addresses are generated
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
Burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by
the user via the FT mode pin (Pin 14). Holding the FT mode
pin low places the RAM in Flow Through mode, causing
output data to bypass the Data Output Register. Holding FT
high places the RAM in Pipeline mode, activating the rising-
edge-triggered Data Output Register.
SCD Pipelined Reads
The GS88118/36AT/D is a SCD (Single Cycle Deselect)
pipelined synchronous SRAM. DCD (Dual Cycle Deselect)
versions are also available. SCD SRAMs pipeline deselect
commands one stage less than read commands. SCD RAMs
begin turning off their outputs immediately after the deselect
command has been captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS88118/36AT/D operates on a 2.5 V or 3.3 V power
supply. All input are 3.3 V and 2.5 V compatible. Separate
output power (V
DDQ
) pins are used to decouple output noise
from the internal circuits and are 3.3 V and 2.5 V compatible.
Parameter Synopsis
-250 -225 -200 -166 -150 -133 Unit
2.5
4.0
4.4
5.0
6.0
280
330
300
270
230
Pipeline
3-1-1-1
t
KQ
tCycle
Curr (x18)
Curr (x36)
2.7
3.0
3.4
3.8
6.7
185
215
4.0
7.5
165
190
ns
ns
mA
mA
255
230
200
Flow
Through
2-1-1-1
t
KQ
tCycle
5.5
5.5
6.0
6.0
6.5
6.5
7.0
7.0
7.5
7.5
8.5
8.5
ns
ns
Curr (x18)
Curr (x36)
175
200
165
190
160
180
150
170
145
165
135
150
mA
mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS88136AD-150I | 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs |
| GS88136AD-166 | 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs |
| GS88136AD-166I | 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs |
| GS88136AD-200 | 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs |
| GS88136AD-200I | 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS88136AD-150 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs |
| GS88136AD-150I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs |
| GS88136AD-166 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs |
| GS88136AD-166I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs |
| GS88136AD-200 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。