欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: GS881E36AD-133
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
中文描述: 256K X 36 CACHE SRAM, 8.5 ns, PBGA165
封裝: 13 X 15 MM, 1 MM PITCH, FBGA-165
文件頁數(shù): 30/37頁
文件大小: 662K
代理商: GS881E36AD-133
GS881E18/36AT-250/225/200/166/150/133
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03 11/2004
22/29
2001, GSI Technology
Tap Controller Instruction Set
Overview
There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific
(Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be
implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load
address, data or control signals into the RAM or to preload the I/O buffers.
When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01.
When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired
instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the
TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this
device is listed in the following table.
JTAG Tap Controller State Diagram
Instruction Descriptions
BYPASS
When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This
occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facili-
tate testing of other devices in the scan path.
Select DR
Capture DR
0
Shift DR
Exit1 DR
Pause DR
Exit2 DR
Update DR
1
Select IR
Capture IR
0
Shift IR
Exit1 IR
Pause IR
Exit2 IR
Update IR
1
Test Logic Reset
Run Test Idle
0
1
0
1
1
0
1
1
1
0
0
1
1
0
0
0
0
1
1
0
0
0
0
0
1
1
1
1
相關PDF資料
PDF描述
GS881E36AD-133IT 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
GS881E36AD-133T 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
GS881E36AD-150 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
GS881E36AD-150I 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
GS881E36AD-150IT 512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
相關代理商/技術參數(shù)
參數(shù)描述
GS881E36AD-133I 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
GS881E36AD-133IT 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
GS881E36AD-133T 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
GS881E36AD-150 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
GS881E36AD-150I 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
主站蜘蛛池模板: 西安市| 准格尔旗| 曲阳县| 汉寿县| 定日县| 西吉县| 娄烦县| 吕梁市| 安宁市| 恩平市| 和顺县| 民乐县| 封开县| 临城县| 大悟县| 清河县| 扎赉特旗| 环江| 政和县| 广宁县| 德昌县| 咸阳市| 香港 | 依安县| 交城县| 漯河市| 凤凰县| 安多县| 隆子县| 阳山县| 红河县| 中方县| 常德市| 开封县| 泰安市| 化德县| 宁陕县| 安远县| 山丹县| 郯城县| 麦盖提县|