欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS881Z18BGT-200V
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 9Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述: 512K X 18 ZBT SRAM, 6.5 ns, PQFP100
封裝: ROHS COMPLIANT, TQFP-100
文件頁數: 1/37頁
文件大小: 773K
代理商: GS881Z18BGT-200V
GS881Z18/32/36B(T/D)-xxxV
9Mb Pipelined and Flow Through
Synchronous NBT SRAM
250 MHz–150 MHz
1.8 V or 2.5 V V
DD
1.8 V or 2.5 V I/O
100-Pin TQFP & 165-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.00 6/2006
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
1/37
2006, GSI Technology
Features
User-configurable Pipeline and Flow Through mode
NBT (No Bus Turn Around) functionality allows zero wait
read-write-read bus utilization
Fully pin-compatible with both pipelined and flow through
NtRAM, NoBL and ZBT SRAMs
IEEE 1149.1 JTAG-compatible Boundary Scan
On-chip write parity checking; even or odd selectable
1.8 V or 2.5 V core power supply
1.8 V or 2.5 V I/O supply
LBO pin for Linear or Interleave Burst mode
Pin-compatible with 2M, 4M, and 18M devices
Byte write operation (9-bit Bytes)
3 chip enable signals for easy depth expansion
ZZ pin for automatic power-down
JEDEC-standard packages
RoHS-compliant 100-lead TQFP and 165-bump BGA
packages available
Functional Description
The GS881Z18/32/36B(T/D)-xxxV is a 9Mbit Synchronous
Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL
or other pipelined read/double late write or flow through read/
single late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Because it is a synchronous device, address, data inputs, and
read/ write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable, ZZ and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS881Z18/32/36B(T/D)-xxxV may be configured by the
user to operate in Pipeline or Flow Through mode. Operating
as a pipelined synchronous device, in addition to the rising-
edge-triggered registers that capture input signals, the device
incorporates a rising-edge-triggered output register. For read
cycles, pipelined SRAM output data is temporarily stored by
the edge triggered output register during the access cycle and
then released to the output drivers at the next rising edge of
clock.
The GS881Z18/32/36B(T/D)-xxxV is implemented with GSI's
high performance CMOS technology and is available in
JEDEC-standard 100-pin TQFP and 165-bump BGA packages.
Paramter Synopsis
-250
3.0
4.0
-200
3.0
5.0
-150
3.8
6.7
Unit
ns
ns
Pipeline
3-1-1-1
t
KQ
tCycle
Curr (x18)
Curr (x32/x36)
t
KQ
tCycle
Curr (x18)
Curr (x32/x36)
200
230
5.5
5.5
160
185
170
195
6.5
6.5
140
160
140
160
7.5
7.5
128
145
mA
mA
ns
ns
mA
mA
Flow Through
2-1-1-1
相關PDF資料
PDF描述
GS881Z18BGT-250IV 9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z18BGT-250V 9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z18BT-150IV 9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z18BT-150V 9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z18BT-200V 9Mb Pipelined and Flow Through Synchronous NBT SRAM
相關代理商/技術參數
參數描述
GS881Z18BGT-250 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z18BGT-250I 制造商:GSI 制造商全稱:GSI Technology 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z18BGT-250IT 制造商:GSI 制造商全稱:GSI Technology 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z18BGT-250IV 制造商:GSI 制造商全稱:GSI Technology 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z18BGT-250T 制造商:GSI 制造商全稱:GSI Technology 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
主站蜘蛛池模板: 秦皇岛市| 依兰县| 忻州市| 宜宾县| 达日县| 武乡县| 乌拉特前旗| 承德县| 南安市| 什邡市| 上思县| 环江| 元阳县| 阿拉善左旗| 加查县| 南陵县| 通化市| 盐源县| 宣威市| 兴安盟| 马公市| 南乐县| 绥化市| 霞浦县| 肥西县| 广汉市| 迁西县| 东阳市| 宜川县| 惠来县| 和顺县| 武功县| 正蓝旗| 高要市| 高阳县| 垣曲县| 梧州市| 仙居县| 濮阳市| 平顶山市| 手游|