欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： GS88236BD-250
廠商： GSI TECHNOLOGY
元件分類： DRAM
英文描述： 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
中文描述： 256K X 36 CACHE SRAM, 5.5 ns, PBGA165
封裝： 13 X 15 MM, 1 MM PITCH, FPBGA-165
文件頁(yè)數(shù)： 28/37頁(yè)
文件大小： 751K
代理商： GS88236BD-250
GS88218/36BB/D-333/300/250/200/150
Rev: 1.02 10/2004
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
28/37
2002, GSI Technology
JTAG Tap Controller State Diagram
Instruction Descriptions
BYPASS
When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This
occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facili-
tate testing of other devices in the scan path.
SAMPLE/PRELOAD
SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is
loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and
I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and
are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because
the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents
while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will
not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the
TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP
operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then
places the boundary scan register between the TDI and TDO pins.
EXTEST
EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with
all logic 0s. The EXTEST command does not block or override the RAM’s input pins; therefore, the RAM’s internal state is
still determined by its input pins.
Select DR
Capture DR
0
Shift DR
Exit1 DR
Pause DR
Exit2 DR
Update DR
1
Select IR
Capture IR
0
Shift IR
Exit1 IR
Pause IR
Exit2 IR
Update IR
1
Test Logic Reset
Run Test Idle
0
1
0
1
1
0
1
1
1
0
0
1
1
0
0
0
0
1
1
0
0
0
0
0
1
1
1
1
相關(guān)PDF資料
PDF描述
GS88236BD-250I 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS88236BD-300 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS88236BD-333 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS88236BD-333I 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS88218BB-200 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS88236CB-200 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 9MBIT 256KX36 6.5NS/3NS 119FPBGA - Trays
GS88236CB-200I 制造商:GSI Technology 功能描述:256K X 36 (9 MEG) SYNCH BURST , SCD, JTAG, FLEXDRIVE - Trays
GS88236CB-200IV 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 9MBIT 256KX36 6.5NS/3NS 119FPBGA - Trays
GS88236CB-250 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 9MBIT 256KX36 5.5NS/2.5NS 119FPBGA - Trays
GS88236CD-200 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 9MBIT 256KX36 6.5NS/3NS 165FPBGA - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 湖口县| 新昌县| 获嘉县| 乐至县| 昌乐县| 曲松县| 安化县| 遂溪县| 松溪县| 静海县| 东阳市| 广宁县| 聂拉木县| 株洲市| 铜陵市| 瑞昌市| 温泉县| 盐山县| 青铜峡市| 囊谦县| 烟台市| 巩留县| 临安市| 湛江市| 昌江| 白朗县| 高邮市| 宁晋县| 突泉县| 碌曲县| 宕昌县| 滦南县| 新巴尔虎右旗| 宁安市| 牡丹江市| 陇川县| 射洪县| 富蕴县| 屯留县| 敦煌市| 温宿县|