欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS88237BB-250IV
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 256K x 36 9Mb SCD/DCD Sync Burst SRAM
中文描述: 256K X 36 CACHE SRAM, 2.5 ns, PBGA119
封裝: FPBGA-119
文件頁數: 17/28頁
文件大小: 747K
代理商: GS88237BB-250IV
GS88237BB/D-xxxV
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 6/2006
17/28
2003, GSI Technology
Sleep Mode
During normal operation, ZZ must be pulled low, either by the user or by it’s internal pull down resistor. When ZZ is pulled high,
the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to
low, the SRAM operates normally after ZZ recovery time.
Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to I
SB
2. The duration of
Sleep mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become
disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode.
When the ZZ pin is driven high, I
SB
2 is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending
operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated
until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands
may be applied while the SRAM is recovering from Sleep mode.
Sleep Mode Timing Diagram
tZZR
tZZH
tZZS
Hold
Setup
tKL
tKH
tKC
CK
ADSP
ADSC
ZZ
Application Tips
Single and Dual Cycle Deselect
SCD devices (like this one) force the use of “dummy read cycles” (read cycles that are launched normally, but that are ended with
the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually
assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste
bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at
bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.
JTAG Port Operation
Overview
The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan
interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V
DD
. The JTAG output
drivers are powered by V
DDQ
.
Disabling the JTAG Port
It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless
clocked. TCK, TDI, and TMS are designed with internal pull-up circuits.To assure normal operation of the RAM with the JTAG
Port unused, TCK, TDI, and TMS may be left floating or tied to either V
DD
or V
SS
. TDO should be left unconnected.
相關PDF資料
PDF描述
GS88237BB 256K x 36 9Mb SCD/DCD Sync Burst SRAM
GS88237BB-200 256K x 36 9Mb SCD/DCD Sync Burst SRAM
GS88237BB-200I 256K x 36 9Mb SCD/DCD Sync Burst SRAM
GS88237BB-250 256K x 36 9Mb SCD/DCD Sync Burst SRAM
GS88237BB-250I 256K x 36 9Mb SCD/DCD Sync Burst SRAM
相關代理商/技術參數
參數描述
GS88237CB-200 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 9MBIT 256KX36 2.7NS 119FPBGA - Trays
GS88237CB-200I 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 9MBIT 256KX36 2.7NS 119FPBGA - Trays
GS88237CB-200IV 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 9MBIT 256KX36 2.5NS 119FPBGA - Trays
GS88237CB-200V 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 9MBIT 256KX36 2.5NS 119FPBGA - Trays
GS88237CB-250 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 9MBIT 256KX36 2.3NS 119FPBGA - Trays
主站蜘蛛池模板: 长顺县| 容城县| 永顺县| 万宁市| 丰都县| 同江市| 吉首市| 灵山县| 阿坝县| 墨竹工卡县| 松原市| 乐东| 桃江县| 康定县| 荔浦县| 板桥市| 岐山县| 湖南省| 宝坻区| 高雄县| 酉阳| 延吉市| 张北县| 孝义市| 岳西县| 高碑店市| 霍邱县| 东至县| 毕节市| 乳源| 虎林市| 安乡县| 台江县| 英超| 尼玛县| 大冶市| 洮南市| 永兴县| 东乡县| 蒙阴县| 柯坪县|