- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299163 > GS882Z36BD-166 (GSI TECHNOLOGY) 256K X 36 ZBT SRAM, 7 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號(hào)： | GS882Z36BD-166 |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 256K X 36 ZBT SRAM, 7 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1 MM PITCH, FBGA-165 |
| 文件頁(yè)數(shù)： | 1/33頁(yè) |
| 文件大小： | 1057K |
| 代理商： | GS882Z36BD-166 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)
Rev: 1.00b 12/2002
1/33
2001, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
NoBL is a trademark of Cypress Semiconductor Corp.. NtRAM is a trademark of Samsung Electronics Co.. ZBT is a trademark of Integrated Device Technology, Inc.
GS882Z18/36BB/D-250/225/200/166/150/133
9Mb Pipelined and Flow Through
Synchronous NBT SRAM
250 MHz–133 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
119 and 165 BGA
Commercial Temp
Industrial Temp
Features
NBT (No Bus Turn Around) functionality allows zero wait
Read-Write-Read bus utilization; fully pin-compatible with
both pipelined and flow through NtRAM, NoBL and
ZBT SRAMs
2.5 V or 3.3 V +10%/–10% core power supply
2.5 V or 3.3 V I/O supply
User-configurable Pipeline and Flow Through mode
ZQ mode pin for user-selectable high/low output drive
IEEE 1149.1 JTAG-compatible Boundary Scan
On-chip parity encoding and error detection
LBO pin for Linear or Interleave Burst mode
Pin-compatible with 2M, 4M, and 18M devices
Byte write operation (9-bit Bytes)
3 chip enable signals for easy depth expansion
ZZ Pin for automatic power-down
JEDEC-standard 119-bump BGA and 165-bump FPBGA
packages
Functional Description
The GS882Z18/36B is a 9Mbit Synchronous Static SRAM.
GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other
pipelined read/double late write or flow through read/single
late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Because it is a synchronous device, address, data inputs, and
read/write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS882Z18/36B may be configured by the user to operate
in Pipeline or Flow Through mode. Operating as a pipelined
synchronous device, in addition to the rising-edge-triggered
registers that capture input signals, the device incorporates a
rising edge triggered output register. For read cycles, pipelined
SRAM output data is temporarily stored by the edge-triggered
output register during the access cycle and then released to the
output drivers at the next rising edge of clock.
The GS882Z18/36B is implemented with GSI's high
performance CMOS technology and is available in JEDEC-
standard 119-bump BGA and 165-bump FPBGA packages.
-250 -225 -200 -166 -150 -133 Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
4.0
2.7
4.4
3.0
5.0
3.4
6.0
3.8
6.7
4.0
7.5
ns
3.3 V
Curr (x18)
Curr (x32/x36)
280
330
255
300
230
270
200
230
185
215
165
190
mA
2.5 V
Curr (x18)
Curr (x32/x36)
275
320
250
295
230
265
195
225
180
210
165
185
mA
Flow
Through
2-1-1-1
tKQ
tCycle
5.5
6.0
6.5
7.0
7.5
8.5
ns
3.3 V
Curr (x18)
Curr (x32/x36)
175
200
165
190
160
180
150
170
145
165
135
150
mA
2.5 V
Curr (x18)
Curr (x32/x36)
175
200
165
190
160
180
150
170
145
165
135
150
mA
AB
C
D
E
F
RW
R
W
QA
DB
QC
DD
QE
QA
DB
QC
DD
QE
Clock
Address
Read/Write
Flow Through
Data I/O
Pipelined
Data I/O
Flow Through and Pipelined NBT SRAM Back-to-Back Read/Write Cycles
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS882Z36BGD-166I | 256K X 36 ZBT SRAM, 7 ns, PBGA165 |
| GS882Z36BGD-225T | 256K X 36 ZBT SRAM, 6 ns, PBGA165 |
| GSCB01C-6Q01 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.55A, 125VDC, 17.3mm, PANEL MOUNT-THREADED |
| GSCB03C-6 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.55A, 125VDC, 17.3mm, PANEL MOUNT-THREADED |
| GSCB33C-6 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.1A, 50VDC, 17.3mm, PANEL MOUNT-THREADED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS882Z36BD-250I V | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V/2.5V 9MBIT 256KX36 5.5NS/3NS 165FPBGA - Trays |
| GS882Z36CB-200V | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V/2.5V 9MBIT 256KX36 6.5NS/3NS 119FPBGA - Trays |
| GS882Z36CB-250V | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V/2.5V 9MBIT 256KX36 5.5NS/3NS 119FPBGA - Trays |
| GS882Z36CB-300 | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 2.5V/3.3V 9MBIT 256KX36 5NS/2.5NS 119FPBGA - Trays |
| GS882Z36CD-200I | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 2.5V/3.3V 9MBIT 256KX36 6.5NS/3NS 165FPBGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。