- 您現在的位置：買賣IC網 > PDF目錄370400 > GTLP8T306MTCX Single 8-bit Bus Transceiver PDF資料下載
參數資料
| 型號： | GTLP8T306MTCX |
| 英文描述： | Single 8-bit Bus Transceiver |
| 中文描述： | 單8位總線收發器 |
| 文件頁數： | 1/6頁 |
| 文件大小： | 56K |
| 代理商： | GTLP8T306MTCX |
2000 Fairchild Semiconductor Corporation
DS500051
www.fairchildsemi.com
September 1997
Revised December 2000
G
GTLP8T306
8-Bit LVTTL/GTLP Bus Transceiver
General Description
The GTLP8T306 is an 8-bit bus transceiver that provides
LVTTL to GTLP signal level translation. The device pro-
vides a high speed interface between cards operating at
LVTTL logic levels and a backplane operating at GTLP
logic levels. High speed backplane operation is a direct
result of GTLP’s reduced output swing (
<
1V), reduced input
threshold levels and output edge rate control. The edge
rate control minimizes bus settling time. GTLP is a Fairchild
Semiconductor derivative of the Gunning Transceiver logic
(GTL) JEDEC standard JESD8-3.
Fairchild’s GTLP has internal output edge-rate control and
is process, voltage, and temperature (PVT) compensated.
Its function is similar to BTL and GTL but with different out-
put levels and receiver thresholds. The GTLP output LOW
level is typically less than 0.5V, the output HIGH level is
1.5V and the receiver threshold is 1.0V.
Features
I
Bidirectional interface between GTLP and LVTTL logic
levels
I
Designed with edge rate control circuitry to reduce out-
put noise on the GTLP port
I
V
REF
pin provides external supply reference voltage for
receiver threshold adjustibility
I
Special PVT Compensation circuitry to provide consis-
tent performance over variations of process, supply volt-
age and temperature
I
TTL compatible driver and control inputs
I
Designed using Fairchild advanced CMOS technology
I
Bushold data inputs on A port to eliminate the need for
external pull-up resistors for unused inputs
I
Power up/down and power off high impedance for live
insertion
I
5V over voltage tolerance on LVTTL ports
I
Open drain on GTLP to support wired-or connection
I
Flow through pinout optimizes PCB layout
I
A Port source/sink
24mA/
+
24mA
I
B Port sink
+
50mA
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter
“
X
”
to the ordering code.
Connection Diagram
Order Number
GTLP8T306MTC
Package Number
MTC24
Package Description
24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
相關PDF資料 |
PDF描述 |
|---|---|
| GTLP8T306MTC | 8-Bit LVTTL/GTLP Bus Transceiver |
| GTLPH16612DGG | 18-Bit Bus Transceiver |
| GTLPH16612DL | 18-Bit Bus Transceiver |
| GTL | |
| GTM415-F | Modem Controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GTLPBT306MTCX | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| GTLPH1612 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:18-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER |
| GTLPH16612DGG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:18-Bit Bus Transceiver |
| GTLPH16612DL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:18-Bit Bus Transceiver |
| GTLPH16927 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:18-BIT LVTTL-TO-GTLP BUS TRANSCEIVER WITH SOURCE-SYNCHRONOUS CLOCK OUTPUTS |
發布緊急采購，3分鐘左右您將得到回復。