
SL74HC4053
S ystem Logic
Semiconductor
SLS
ADDITIONAL APPLICATION CHARACTERISTICS
(GND = 0.0 V)
V
CC
V
EE
Limit
*
Symbol
Parameter
Test Conditions
V
V
25
°
C
Unit
BW
Maximum On-
Channel
Bandwidth or
Minimum
Frequency
Response
(Figure 5)
f
in
=1 MHz Sine Wave
Adjust f
in
Voltage to Obtain 0 dBm at V
OS
Increase f
in
Frequence Until dB Meter
Reads -3 dB
R
L
=50
, C
L
=10 pF
2.25
4.50
6.00
-2.25
-4.50
-6.00
120
120
120
MHz
-
Off-Channel
Feedthrough
Isolation
(Figure 6)
f
in
= Sine Wave
Adjust f
in
Voltage to Obtain 0 dBm at V
IS
f
in
= 10 kHz, R
L
=600
, C
L
=50 pF
2.25
4.50
6.00
-2.25
-4.50
-6.00
-50
-50
-50
dB
f
in
= 1.0 MHz, R
L
=50
, C
L
=10 pF
2.25
4.50
6.00
-2.25
-4.50
-6.00
-40
-40
-40
-
Feedthrough
Noise, Channel
Select Input to
Common O/I
(Figure 7)
V
IN
≤
1 MHz Square Wave (t
r
= t
f
= 6 ns)
Adjust R
L
at Setup so that I
S
= 0 A Enable =
GND
R
L
=600
, C
L
=50 pF
2.25
4.50
6.00
-2.25
-4.50
-6.00
25
105
135
mVpp
R
L
=10
, C
L
=10 pF
2.25
4.50
6.00
-2.25
-4.50
-6.00
35
145
190
-
Crosstalk
Between Any
Two Switches
(Figure 14)
f
in
= Sine Wave
Adjust f
in
Voltage to Obtain 0 dBm at V
IS
f
in
= 10 kHz, R
L
=600
, C
L
=50 pF
2.25
4.50
6.00
-2.25
-4.50
-6.00
-50
-50
-50
dB
f
in
= 1 MHz, R
L
=50
, C
L
=10 pF
2.25
4.50
6.00
-2.25
-4.50
-6.00
-60
-60
-60
THD
Total Harmonic
Distortion
(Figure 16)
f
in
= 1 kHz, R
L
=10 k
, C
L
=50 pF
THD = THD
Measured
- THD
Source
V
IS
=4.0 V
PP
sine wave
V
IS
=8.0 V
PP
sine wave
V
IS
=11.0 V
PP
sine wave
2.25
4.50
6.00
-2.25
-4.50
-6.00
0.10
0.08
0.05
%
* Limits not tested. Determined by design and verified by qualification.