欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: HCTS373KMSR
廠商: INTERSIL CORP
元件分類: 通用總線功能
英文描述: Radiation Hardened Octal Transparent Latch, Three-State
中文描述: HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDFP20
封裝: CERAMIC, DFP-20
文件頁數: 1/11頁
文件大小: 277K
代理商: HCTS373KMSR
638
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
Intersil Corporation 1999
Ordering Information
PART NUMBER
TEMPERATURE RANGE
SCREENING LEVEL
PACKAGE
HCTS373DMSR
-55
o
C to +125
o
C
Intersil Class S Equivalent
20 Lead SBDIP
HCTS373KMSR
-55
o
C to +125
o
C
Intersil Class S Equivalent
20 Lead Ceramic Flatpack
HCTS373D/Sample
+25
o
C
Sample
20 Lead SBDIP
HCTS373K/Sample
+25
o
C
Sample
20 Lead Ceramic Flatpack
HCTS373HMSR
+25
o
C
Die
Die
HCTS373MS
Radiation Hardened
Octal Transparent Latch, Three-State
Pinouts
20 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-1835 CDIP2-T20
TOP VIEW
20 LEAD CERAMIC METAL SEAL
FLATPACK PACKAGE (FLATPACK)
MIL-STD-1835 CDFP4-F20
TOP VIEW
11
12
13
14
15
16
17
18
20
19
10
9
8
7
6
5
4
3
2
1
OE
Q0
D0
D1
Q1
Q2
D3
D2
Q3
GND
VCC
D7
D6
Q6
Q7
Q5
D5
D4
Q4
LE
2
3
4
5
6
7
8
9
10
1
20
19
18
17
16
15
14
13
12
11
OE
Q0
D0
D1
Q1
Q2
D2
D3
Q3
GND
VCC
Q7
D7
D6
Q6
Q5
D5
D4
Q4
LE
Features
3 Micron Radiation Hardened CMOS SOS
Total Dose 200K RAD (Si)
SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/Bit-
Day (Typ)
Dose Rate Survivability: >1 x 10
12
RAD (Si)/s
Dose Rate Upset >10
10
RAD (Si)/s 20ns Pulse
Latch-Up Free Under Any Conditions
Fanout (Over Temperature Range)
- Bus Driver Outputs - 15 LSTTL Loads
Military Temperature Range: -55
o
C to +125
o
C
Significant Power Reduction Compared to LSTTL ICs
DC Operating Voltage Range: 4.5V to 5.5V
LSTTL Input Compatibility
- VIL = 0.8V Max
- VIH = VCC/2 Min
Input Current Levels Ii
5
μ
A at VOL, VOH
Description
The Intersil HCTS373MS is a Radiation Hardened octal transpar-
ent three-state latch with an active-low output enable. The out-
puts are transparent to the inputs when the Latch Enable (LE) is
HIGH. When the Latch Enable (LE) goes LOW, the data is
latched. The Output Enable (OE) controls the three-state outputs.
When the Output Enable (OE) is HIGH, the outputs are in the
high impedance state. The latch operation is independent of the
state of the Output Enable.
The HCTS373MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCTS373MS is supplied in a 20 lead Ceramic flatpack (K
suffix) or a SBDIP Package (D suffix).
August 1995
Spec Number
518636
File Number
2131.2
D
相關PDF資料
PDF描述
HCTS373D Radiation Hardened Octal Transparent Latch, Three-State
HCTS373DMSR Radiation Hardened Octal Transparent Latch, Three-State
HCTS373DTR Radiation Hardened Octal Transparent Latch, Three-State
HCTS373K Radiation Hardened Octal Transparent Latch, Three-State
HCTS373MS Radiation Hardened Octal Transparent Latch, Three-State
相關代理商/技術參數
參數描述
HCTS373KTR 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Octal Transparent Latch, Three-State
HCTS373MS 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Octal Transparent Latch, Three-State
HCTS373T 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Octal Transparent Latch, Three-State
HCTS374D 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Octal D-Type Flip-Flop, Three-State, Positive Edge Triggered
HCTS374DMSR 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Octal D-Type Flip-Flop, Three-State, Positive Edge Triggered
主站蜘蛛池模板: 杭锦后旗| 上高县| 巴东县| 仲巴县| 大悟县| 桃源县| 通渭县| 江孜县| 永仁县| 雅安市| 昭觉县| 龙门县| 修水县| 阜康市| 郓城县| 收藏| 佛冈县| 天祝| 镇远县| 铜陵市| 凤山县| 安国市| 莱阳市| 南华县| 疏附县| 白城市| 余干县| 遂平县| 冷水江市| 陆良县| 雅江县| 固原市| 隆子县| 永寿县| 红河县| 临颍县| 凤城市| 大宁县| 平塘县| 庐江县| 桃园县|