- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385356 > HCTS75DMSR (INTERSIL CORP) Quadruple Bus Buffer Gates With 3- State Outputs 20-LCCC -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | HCTS75DMSR |
| 廠商： | INTERSIL CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Quadruple Bus Buffer Gates With 3- State Outputs 20-LCCC -55 to 125 |
| 中文描述： | HCT SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP16 |
| 封裝： | SIDE BRAZED, CERAMIC, DIP-16 |
| 文件頁數(shù)： | 4/9頁 |
| 文件大小： | 136K |
| 代理商： | HCTS75DMSR |
473
Specifications HCTS75MS
TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETERS
SYMBOL
(NOTE 1)
CONDITIONS
TEMPERATURE
200K RAD
LIMITS
UNITS
MIN
MAX
Supply Current
ICC
VCC = 5.5V, VIN = VCC or GND
+25
o
C
-
0.4
mA
Output Current
(Sink)
IOL
VCC = VIH = 4.5V, VOUT = 0.4V, VIL = 0V
+25
o
C
4.0
-
mA
Output Current
(Source)
IOH
VCC = VIH = 4.5V, VOUT = VCC - 0.4V,
VIL = 0V
+25
o
C
-4.0
-
mA
Output Voltage Low
VOL
VCC = 5.5V, VIH = 2.75V, VIL = 0.8V,
IOL = 50
μ
A
+25
o
C
-
0.1
V
VCC = 4.5V, VIH = 2.25V, VIL = 0.8V,
IOL = 50
μ
A
+25
o
C
-
0.1
V
Output Voltage High
VOH
VCC = 5.5V, VIH = 2.75V, VIL = 0.8V,
IOH = -50
μ
A
+25
o
C
VCC
-0.1
-
V
VCC = 4.5V, VIH = 2.25V, VIL = 0.8V,
IOH = -50
μ
A
+25
o
C
VCC
-0.1
-
V
Input Leakage
Current
IIN
VCC = 5.5V, VIN = VCC or GND
+25
o
C
-5
+5
μ
A
Noise Immunity
Functional Test
FN
VCC = 4.5V, VIH = 2.25V, VIL = 0.8V,
(Note 3)
+25
o
C
-
-
Propagation Delay
D to Q
TPHL
VCC = 4.5V, VIH = 3.0V, VIL = 0V
+25
o
C
2
35
ns
TPLH
VCC = 4.5V, VIH = 3.0V, VIL = 0V
+25
o
C
2
24
ns
Propagation Delay
D to Q
TPHL
VCC = 4.5V, VIH = 3.0V, VIL = 0V
+25
o
C
2
22
ns
TPLH
VCC = 4.5V, VIH = 3.0V, VIL = 0V
+25
o
C
2
29
ns
Propagation Delay
E to Q
TPHL
VCC = 4.5V, VIH = 3.0V, VIL = 0V
+25
o
C
2
23
ns
TPLH
VCC = 4.5V, VIH = 3.0V, VIL = 0V
+25
o
C
2
25
ns
Propagation Delay
E to Q
TPHL
VCC = 4.5V, VIH = 3.0V, VIL = 0V
+25
o
C
2
34
ns
TPLH
VCC = 4.5V, VIH = 3.0V, VIL = 0V
+25
o
C
2
29
ns
NOTES:
1. All voltages referenced to device GND.
2. AC measurements assume RL = 500
, CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.
3. For functional tests VO
≥
4.0V is recognized as a logic “1”, and VO
≤
0.5V is recognized as a logic “0”.
TABLE 5. BURN-IN AND OPERATING LIFE DELTA PARAMETERS (+25
o
C)
PARAMETER
GROUP B
SUBGROUP
DELTA LIMIT
ICC
5
±
6
μ
A
IOL/IOH
5
-15% of 0 Hour
Spec Number
518625
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HCTS75K | Quadruple Bus Buffer Gates With 3- State Outputs 14-CDIP -55 to 125 |
| HCTS75KMSR | Quadruple Bus Buffer Gates With 3- State Outputs 14-CFP -55 to 125 |
| HCTS75MS | Quadruple Bus Buffer Gates With 3-State Outputs 20-LCCC -55 to 125 |
| HCTS75HMSR | Radiation Hardened Dual 2-Bit Bistable Transparent Latch |
| HD-6409883 | CMOS Manchester Encoder-Decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HCTS75HMSR | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Dual 2-Bit Bistable Transparent Latch |
| HCTS75K | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Dual 2-Bit Bistable Transparent Latch |
| HCTS75KMSR | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Dual 2-Bit Bistable Transparent Latch |
| HCTS75MS | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Dual 2-Bit Bistable Transparent Latch |
| HCTS85D | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened 4-Bit Magnitude Comparator |
發(fā)布緊急采購，3分鐘左右您將得到回復。