- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370476 > HD74CDCF2510B (Hitachi,Ltd.) 3.3-V Phase-lock Loop Clock Driver(3.3V鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | HD74CDCF2510B |
| 廠(chǎng)商： | Hitachi,Ltd. |
| 英文描述： | 3.3-V Phase-lock Loop Clock Driver(3.3V鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器) |
| 中文描述： | 的3.3V鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器（3.3鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器） |
| 文件頁(yè)數(shù)： | 1/11頁(yè) |
| 文件大小： | 44K |
| 代理商： | HD74CDCF2510B |
HD74CDCF2510B
140 MHz, 0 to 85
°
C Operation
3.3-V Phase-lock Loop Clock Driver
ADE-205-225G (Z)
8th. Edition
June 2000
Description
The HD74CDCF2510B is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a
phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the
clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The
HD74CDCF2510B operates at 3.3 V V
CC
and is designed to drive up to five clock loads per output.
Bank of outputs provide ten low-skew, low-jitter copies of the input clock. Output signal duty cycles are
adjusted to 50 percent independent of the duty cycle at the input clock. Bank of outputs can be enabled or
disabled via the control (G) inputs. When the G inputs are high, the outputs switch in phase and frequency
with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the HD74CDCF2510B does not require external RC networks.
The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, HD74CDCF2510B requires a stabilization time to achieve phase lock
of the feedback signal to the reference signal. This stabilization time is required, following power up and
application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL
reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV
CC
to ground.
Features
Supports PC133 and meets “PC SDRAM registered DIMM specification, Rev. 1.1”
Phase-lock loop clock distribution for synchronous DRAM applications
External feedback (FBIN) pin is used to synchronize the outputs to the clock input
No external RC network required
Support spread spectrum clock (SSC) synthesizers
Supports frequencies up to 140 MHz
0 to 85
°
C operating range
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74CDCV857 | 2.5-V Phase-lock Loop Clock Driver |
| HD74HC00 | Quad 2-input NAND Gates(四2輸入與非門(mén)) |
| HD74HC01 | Quadruple D-type Flip-Flops With Clear 16-CFP -55 to 125 |
| HD74HC02 | Quad. 2-input NOR Gates |
| HD74HC04 | Hex Inverters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74CDCF2510BTEL | 制造商:Renesas Electronics Corporation 功能描述:FACT - Tape and Reel |
| HD74CDCF2510BTEL-E | 制造商:Renesas Electronics Corporation 功能描述:PLL CLOCK DRIVERS - Tape and Reel |
| HD74CDCV857RTE | 制造商:Renesas Electronics Corporation 功能描述:FACT - Tape and Reel |
| HD74CDCV857RTE-E | 制造商:Renesas Electronics Corporation 功能描述:CLOCK GENERATOR - Tape and Reel |
| HD74CDCV857RTEL | 制造商:Renesas Electronics Corporation 功能描述:CLOCK DRIVER-FACT - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。