- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384400 > HEF4021BT (NXP Semiconductors N.V.) 8-bit static shift register PDF資料下載
參數(shù)資料
| 型號(hào)： | HEF4021BT |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 通用總線功能 |
| 英文描述： | 8-bit static shift register |
| 封裝： | HEF4021BP<SOT38-4 (DIP16)|<<http://www.nxp.com/packages/SOT38-4.html<1<Always Pb-free,;HEF4021BT<SOT109-1 (SO16)|<<http://www.nxp.com/packages/SOT109-1.html<1<week |
| 文件頁(yè)數(shù)： | 1/15頁(yè) |
| 文件大?。?/td> | 106K |
| 代理商： | HEF4021BT |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
1. General description
The HEF4021B is an 8-bit static shift register (parallel-to-serial converter) with a
synchronous serial data input (DS), a clock input (CP), an asynchronous active HIGH
parallel load input (PL), eight asynchronous parallel data inputs (D0 to D7) and buffered
parallel outputs from the last three stages (Q5 to Q7).
Each register stage is a D-type master-slave flip-flop with a set direct (SD) and clear direct
(CD) input. Information on D0 to D7 is asynchronously loaded into the register while PL is
HIGH, independent of CP and DS. When PL is LOW, data on DS is shifted into the first
register position and all the data in the register is shifted one position to the right on the
LOW-to-HIGH transition of CP. Schmitt trigger action makes the clock input highly tolerant
of slower rise and fall times.
It operates over a recommended V
DD
power supply range of 3 V to 15 V referenced to V
SS
(usually ground). Unused inputs must be connected to V
DD
, V
SS
, or another input. It is
also suitable for use over both the industrial (
40
C to +85
C) and automotive (
40
C to
+125
C) temperature ranges.
2. Features and benefits
Tolerant of slower rise and fall times
Fully static operation
5 V, 10 V, and 15 V parametric ratings
Standardized symmetrical output characteristics
Operates across the automotive temperature range
40
C to +125
C
Complies with JEDEC standard JESD 13-B
3. Applications
Industrial and automotive
4. Ordering information
HEF4021B
8-bit static shift register
Rev. 7 — 10 October 2011
Product data sheet
Table 1.
All types operate from
40
C to +125
C.
Type number
Package
Name
HEF4021BP
DIP16
HEF4021BT
SO16
Ordering information
Version
Description
plastic dual in-line package; 16 leads (300 mil)
plastic small outline package; 16 leads; body width 3.9 mm
SOT38-4
SOT109-1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HEF4023BP | Triple 3-input NAND gate |
| HEC4023BT | Triple 3-input NAND gate |
| HEF4023BT | Triple 3-input NAND gate |
| HEF40240BP | Octal inverting buffers with 3-state outputs |
| HEF40240BT | Octal inverting buffers with 3-state outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HEF4021BT,652 | 功能描述:計(jì)數(shù)器移位寄存器 8-B STATIC SHIFT REG RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| HEF4021BT,653 | 功能描述:計(jì)數(shù)器移位寄存器 8-BIT STATIC SHIFT REGISTER RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| HEF4021BT,653-CUT TAPE | 制造商:NXP 功能描述:HEF4000 Series 5 - 15 V 8-Bit Static Shift Register - SOT109-1 |
| HEF4021BT653 | 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: |
| HEF4021BTD | 功能描述:計(jì)數(shù)器移位寄存器 8-B STATIC SHIFT REG RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。