- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385381 > HI5860 (Intersil Corporation) 12-Bit, 130MSPS, High Speed D/A Converter(12位,130MHz,高速D/A轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號(hào)： | HI5860 |
| 廠商： | Intersil Corporation |
| 英文描述： | 12-Bit, 130MSPS, High Speed D/A Converter(12位,130MHz,高速D/A轉(zhuǎn)換器) |
| 中文描述： | 12位，130Msps，高速D / A轉(zhuǎn)換（12位，130MHz的，高速的D / A轉(zhuǎn)換器） |
| 文件頁(yè)數(shù)： | 3/10頁(yè) |
| 文件大小： | 690K |
| 代理商： | HI5860 |
3
FN4654.6
May 4, 2005
Pin Descriptions
PIN NO.
PIN NAME
PIN DESCRIPTION
1-12
D11 (MSB) Through
D0 (LSB)
Digital Data Bit 11, (Most Significant Bit) through Digital Data Bit 0, (Least Significant Bit).
13,14
NC
No Connect. (Available as 2 additional LSBs on the HI5960, 14 bit device).
15
SLEEP
Control Pin for Power-Down Mode. Sleep Mode is active high; connect to ground for Normal Mode. Sleep
pin has internal 20
μ
A active pulldown current.
16
REFLO
Connect to analog ground to enable internal 1.2V reference or connect to AV
DD
to disable internal
reference.
17
REFIO
Reference voltage input if internal reference is disabled. Reference voltage output if internal reference is
enabled. Use 0.1
μ
F cap to ground when internal reference is enabled.
18
FSADJ
Full Scale Current Adjust. Use a resistor to ground to adjust full scale output current. Full Scale Output
Current = 32 x V
FSADJ
/R
SET
.
19
COMP1
For use in reducing bandwidth/noise. Recommended: Connect 0.1
μ
F to AV
DD
21
IOUTB
The complementary current output of the device. Full scale output current is achieved when all input bits
are set to binary 0.
22
IOUTA
Current output of the device. Full scale output current is achieved when all input bits are set to binary 1.
23
COMP2
Connect 0.1
μ
F capacitor to ACOM.
24
AV
DD
Analog Supply (+2.7V to +5.5V).
20, 25
ACOM
Connect to Analog Ground.
26
DCOM
Connect to Digital Ground.
27
DV
DD
Digital Supply (+2.7V to +5.5V).
28
CLK
Clock Input. Input data to the DAC passes through the “master” latches when the clock is low and is
latched into the “master” latches when the clock is high. Data presented to the “slave” latch passes
through when the clock is logic high and is latched into the “slave” latches when the clock is logic low.
Adequate setup time must be allowed for the MSBs to pass through the thermometer decoder before the
clock goes high. This master-slave arrangement comprises an edge-triggered flip-flop, with the DAC
being updated on the rising clock edge. For optimum spectral performance, it is recommended that the
clock edge be skewed such that setup time is larger than the hold time.
HI5860
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI5905QML | 14 Bits 5MSPS Military A/D Converter(14位、5MSPS軍用ADC) |
| HI5905 | 14-Bit, 5 MSPS A/D Converter |
| HI5905IN | 14-Bit, 5 MSPS A/D Converter |
| HI5905N | 14-Bit, 5 MSPS, Military A/D Converter |
| HI5905EVAL2 | 14-Bit, 5 MSPS A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI5860 WAF | 制造商:Intersil Corporation 功能描述: |
| HI5860_05 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:12-Bit, 130MSPS, High Speed D/A Converter |
| HI5860_08 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:12-Bit, 130MSPS, High Speed D/A Converter |
| HI5860IA | 功能描述:CONV D/A 12BIT 130MSPS 28-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:* 采樣率（每秒）:* |
| HI5860IA-T | 功能描述:CONV D/A 12BIT 130MSPS 28-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:* 采樣率（每秒）:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。