- 您現在的位置：買賣IC網 > PDF目錄385382 > HIP6017BCB (INTERSIL CORP) FPGA - 100000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN PDF資料下載
參數資料
| 型號： | HIP6017BCB |
| 廠商： | INTERSIL CORP |
| 元件分類： | 穩壓器 |
| 英文描述： | FPGA - 100000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
| 中文描述： | SWITCHING CONTROLLER, 215 kHz SWITCHING FREQ-MAX, PDSO28 |
| 封裝： | PLASTIC, MS-013AE, SOIC-28 |
| 文件頁數： | 6/16頁 |
| 文件大?。?/td> | 139K |
| 代理商： | HIP6017BCB |
6
Functional Pin Description
VSEN1 (Pin 22)
This pin is connected to the PWM converter’s output voltage.
The PGOOD and OVP comparator circuits use this signal to
report output voltage status and for over-voltage protection.
OCSET1 (Pin 23)
Connect a resistor (R
OCSET
) from this pin to the drain of the
respective upper MOSFET. R
OCSET
, an internal 200
μ
A
current source (I
OCSET
), and the upper MOSFET on-
resistance (r
DS(ON)
) set the converter over-current (OC) trip
point according to the following equation:
I
DS ON
)
An over-current trip cycles the soft-start function. Sustaining
an over-current for 2 soft-start intervals shuts down the IC.
Additionally, OCSET1 is an output for the inverted FAULT
signal (FAULT). If a fault condition causes FAULT to go high,
OCSET1 will be simultaneously pulled to ground though an
internal MOS device (typical r
DS(ON)
= 100
).
SS (Pin 12)
Connect a capacitor from this pin to ground. This capacitor,
along with an internal 11
μ
A current source, sets the soft-
start interval of the converter.
PullingthispinlowwithanopendrainsignalwillshutdowntheIC.
VID0, VID1, VID2, VID3, VID4 (Pins 7, 6, 5, 4 and 3)
VID0-4 are the input pins to the 5-bit DAC. The states of these
five pins program the internal voltage reference (DACOUT).
The level of DACOUT sets the core converter output voltage.
It also sets the core PGOOD and OVP thresholds.
COMP1 and FB1 (Pins 20, and 21)
COMP1 and FB1 are the available external pins of the PWM
error amplifier. The FB1 pin is the inverting input of the error
amplifier. Similarly, the COMP1 pin is the error amplifier
output. These pins are used to compensate the voltage-
control feedback loop of the PWM converter.
GND and GND2 (Pins 17 and 9)
Signal grounds for the IC. All voltage levels are measured
with respect to these pins.
PGOOD (Pin 8)
PGOOD is an open collector output used to indicate the
status of the PWM converter output voltages. This pin is
pulled low when the core output is not within
±
10% of the
DACOUT reference voltage and the other outputs are below
their under-voltage thresholds. The PGOOD output is open
for ‘11111’ VID code. See Table 1.
PHASE1 (Pin 26)
Connect the PHASE pin to the PWM converter’s upper
MOSFET source. This pin is used to monitor the voltage
drop across the upper MOSFET for over-current protection.
UGATE1 (Pin 27)
Connect UGATE pin to the PWM converter’s upper MOSFET
gate. This pin provides the gate drive for the upper MOSFET.
PGND (Pin 24)
This is the power ground connection. Tie the synchronous
PWM converter’s lower MOSFET source to this pin.
LGATE1 (Pin 25)
Connect LGATE1 to the synchronous PWM converter’s
lower MOSFET gate. This pin provides the gate drive for the
lower MOSFET.
VCC (Pin 28)
Provide a 12V bias supply for the IC to this pin. This pin also
provides the gate charge for all the MOSFETs controlled by
the IC.
FAULT/RT (Pin 13)
This pin provides oscillator switching frequency adjustment.
Placing a resistor (R
T
) from this pin to GND, the nominal
200kHz switching frequency is increased according to the
following equation:
Conversely, connecting a pull-up resistor (R
T
) from this pin
to VCC reduces the switching frequency according to the
following equation:
7
T
Nominally, this pin voltage is 1.26V, but is pulled to VCC in
the event of an over-voltage or over-current condition.
DRIVE3 (Pin 18)
Connect this pin to the gate of an external MOSFET or the
base of an external bipolar NPN transistor. This pin provides
the drive for the linear controller’s pass transistor.
FB3 (Pin 19)
Connect this pin to a resistor divider to set the linear
controller output voltage.
VOUT2 (Pin 16)
Output of the linear regulator. Supplies current up to 230mA.
FB2 (Pin 14)
Connect this pin to a resistor divider to set the linear
regulator output.
VIN2 (Pin 15)
VIN2 provides the input power to the integrated linear
regulator. Connect this pin to the 3.3VDC supply. This pin is
also monitored for UV events.
V33 (Pin 10)
Connect this pin to the 3.3VDC supply.
I
PEAK
R
×
---------------------------------------------------
=
Fs
200kHz
T
6
)
--------------------
+
≈
(R
T
to GND)
Fs
200kHz
--------------------
)
–
≈
(R
T
to 12V)
HIP6017B
相關PDF資料 |
PDF描述 |
|---|---|
| HIP6018B | 100,000 System Gate FPGA - NOT RECOMMENDED for NEW DESIGN |
| HIP6018BCB | FPGA - 100000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP6019 | FPGA - 100000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP6019CB | Advanced Dual PWM and Dual Linear Power Control |
| HIP6019EVAL1 | Advanced Dual PWM and Dual Linear Power Control |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HIP6017BCB WAF | 制造商:Harris Corporation 功能描述: |
| HIP6017BCB-T | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| HIP6017CB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HIP6017CB WAF | 制造商:Harris Corporation 功能描述: |
| HIP6017CB-T | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發布緊急采購，3分鐘左右您將得到回復。