- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385393 > HS1-81C55RH-8 (INTERSIL CORP) Radiation Hardened 256 x 8 CMOS RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | HS1-81C55RH-8 |
| 廠商： | INTERSIL CORP |
| 元件分類： | DRAM |
| 英文描述： | Radiation Hardened 256 x 8 CMOS RAM |
| 中文描述： | 256 X 8 MULTI-PORT SRAM, CDIP40 |
| 封裝： | SIDE BRAZED, CERAMIC, DIP-40 |
| 文件頁數(shù)： | 9/11頁 |
| 文件大小： | 122K |
| 代理商： | HS1-81C55RH-8 |
9
Figure 7 shows how the HS-81C55/56RH I/O ports might be
configured in a typical system.
Timer Section
The timer is a 14-bit down counter that counts the TIMER IN
pulses and provides either a square wave or pulse when
terminal count (TC) is reached.
The timer has the I/O address XXXXX100 for the low order
byte of the register and the I/O address XXXXX101 for the
high order byte of the register. (See Figure 5).
To program the timer, the COUNT LENGTH REG is loaded
first, one byte at a time, by selecting the timer addresses.
Bits 0-13 of the high order count register will specify the
length of the next count and bits 14-15 of the high order
register will specify the timer output mode (see Figure 8).
The value loaded into the count length register can have any
value from 2H through 3FFH in Bits 0-13.
There are four modes to choose from: M2 and M1 define the
timer mode, as shown in Figure 9.
FIGURE 6. HS-81C55RH AND HS-81C56RH PORT FUNCTION
OUTPUT
LATCH
D
Q
CLK
CLR
D
Q
LATCH
CLK
STB
(1)
(2)
(3)
READ
PORT
MODE (4)
WRITE
PORT
PA/PB
PIN
I
MUX
HS-81C55RH AND HS-81C56RH
ONE BIT OF PORT A OR PORT B
(1) OUTPUT MODE
(2) SIMPLE INPUT
(3) STROBED INPUT
(4) = 1 FOR OUTPUT MODE
= 0 FOR INPUT MODE
MULTIPLEXER
CONTROL
NOTES:
1. READ Port = (IO/M = 1)(RD = 0)(CE Active)
(Port Address Selected)
2. WRITE Port = (IO/M = 1)(wr = 0)(CE Active)
(Port Address Selected)
PORT A
PORT C
PORT B
OUTPUT
PORT A
A INTR (SIGNAL DATA RECEIVED)
A BF (SIGNALS DATA READY)
A STB (ACKNOWL. DATA RCV’D)
B STB (LOAD PORT B LATCH)
B BF (SIGNALS BUFFER IS FULL)
B INTR (SIGNALS BUFFER
READY FOR READING)
INPUT
TO HS-80C85RH
RST INPUT
TO/FROM
PERIPHERAL
INTERFACE
TO INPUT PORT
(OPTIONAL)
TO HS-80C85RH
RST INPUT
FIGURE 7. EXAMPLE: COMMAND REGISTER = 00111001
M2
M1
T13
T12
T11
T10
T9
T8
7
6
5
4
3
2
1
0
T7
T6
T5
T4
T3
T2
T1
T0
7
6
5
4
3
2
1
0
TIMER
MODE
MSB OF
CNT LENGTH
LSB OF
CNT LENGTH
FIGURE 8. TIMER FORMAT
HS-81C55RH, HS-81C56RH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HS1-81C55RH-Q | Radiation Hardened 256 x 8 CMOS RAM |
| HS1-81C56RH-8 | Radiation Hardened 256 x 8 CMOS RAM |
| HS1-81C56RH-Q | Radiation Hardened 256 x 8 CMOS RAM |
| HS1100 | RELATIVE HUMIDITY SENSOR |
| HS1101 | RELATIVE HUMIDITY SENSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HS1-81C55RH-Q | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened 256 x 8 CMOS RAM |
| HS1-81C56RH | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened 256 x 8 CMOS RAM |
| HS1-81C56RH-8 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened 256 x 8 CMOS RAM |
| HS1-81C56RH-Q | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened 256 x 8 CMOS RAM |
| HS1820A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。