欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): HT48CA0
廠商: Holtek Semiconductor Inc.
元件分類: 8位微控制器
英文描述: 8-BIT MICROCONTROLLER
中文描述: 8位微控制器
文件頁數(shù): 7/32頁
文件大小: 238K
代理商: HT48CA0
HT48RA0-2/HT48CA0-2
Rev. 1.50
7
July 23, 2004
Watchdog Timer
WDT
The clock source of the WDTis implemented by instruc-
tion clock (system clock divided by 4). The clock source
is processed by a frequency divider and a prescaller to
yield various time out periods.
WDT time out period =
Clock Source
2
n
Where n= 8~11 selected by code option.
This timer is designed to prevent a software malfunction
or sequence jumping to an unknown location with un-
predictable results. The Watchdog Timer can be dis-
abled by code option. If the Watchdog Timer is disabled,
all the executions related to the WDT result in no opera-
tion and the WDT will lose its protection purpose. In this
situation the logic can only be restarted by an external
logic.
AWDToverflowundernormaloperationwillinitialize chip
reset and set the status bit TO . To clear the contents of
the WDT prescaler, three methods are adopted; external
reset(alowleveltoRES),softwareinstructions,oraHALT
instruction. There are two types of software instructions.
One type is the single instruction CLR WDT , the other
type comprises two instructions, CLR WDT1 and CLR
WDT2 . Of these two types of instructions, only one can
be active depending on the code option
CLR WDT
times selection option . If the CLR WDT is selected (i.e..
CLR WDT times equal one), any execution of the CLR
WDT instruction will clear the WDT. In case CLR WDT1
and CLR WDT2 are chosen (i.e.. CLR WDT times equal
two), these two instructions must be executed to clear the
WDT; otherwise, the WDT may reset the chip due to a
time-out.
Power Down Operation
HALT
The HALT mode is initialized by the HALT instruction
and results in the following...
The system oscillator turns off and the WDT stops.
The contents of the on-chip RAM and registers remain
unchanged.
WDT prescaler are cleared.
All I/O ports maintain their original status.
The PDF flag is set and the TO flag is cleared.
The system can quit the HALT mode by means of an ex-
ternal reset or an external falling edge signal on port B.
An external reset causes a device initialization. Exam-
ining the TO and PDF flags, the reason for chip reset
can be determined. The PDF flag is cleared when the
system powers up or execute the CLR WDT instruction
and is set when the HALT instruction is executed. The
TO flag is set if the WDT time-out occurs, and causes a
wake-up that only resets the PC (Program Counter) and
SP, the others keep their original status.
TheportBwake-upcanbeconsideredasacontinuation
of normal execution. Each bit in port B can be independ-
ently selected to wake up the device by the code option.
Awakening from an I/O port stimulus, the program will
resume execution of the next instruction.
Once a wake-up event(s) occurs, it takes 1024 t
SYS
(system clock period) to resume normal operation. In
other words, a dummy cycle period will be inserted after
the wake-up.
To minimize power consumption, all I/O pins should be
carefully managed before entering the HALT status.
1
< #
7
#
1
< ) * 8
2 : @
#
1 1
7 5 : @
8
+
:
#
1
1
# +
,
-
#
.
1
< #
7 D 5 %
8
Watchdog Timer
相關(guān)PDF資料
PDF描述
HT48CA1 Remote Type 8-Bit MCU
HT48RA1 Remote Type 8-Bit MCU
HT48CA3 8-Bit Remote Type MCU
HT48E06 8-Bit I/O Type MCU (With EEPROM)
HT48E50 I/O Type 8-Bit MTP MCU With EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HT48CA0(20SOIC-A) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
HT48CA0(24SOIC-A) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
HT48CA0-1 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:Remote Type 8-Bit MCU
HT48CA0-2 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:Remote Type 8-Bit MCU
HT48CA0-20DIP-A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
主站蜘蛛池模板: 潼关县| 彩票| 永善县| 湘乡市| 东乌珠穆沁旗| 邳州市| 浠水县| 遂川县| 大足县| 乐业县| 綦江县| 前郭尔| 会东县| 新巴尔虎右旗| 濉溪县| 乌兰察布市| 新平| 仙桃市| 井陉县| 五大连池市| 青铜峡市| 桐乡市| 寻乌县| 南丰县| 都匀市| 白银市| 三明市| 高密市| 花垣县| 日喀则市| 巩留县| 靖安县| 和林格尔县| 金川县| 西昌市| 平乐县| 龙岩市| 新营市| 如皋市| 宁强县| 恩平市|