- 您現在的位置：買賣IC網 > PDF目錄385400 > HT48CA3 (Holtek Semiconductor Inc.) 8-Bit Remote Type MCU PDF資料下載
參數資料
| 型號： | HT48CA3 |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | 8-Bit Remote Type MCU |
| 中文描述： | 8位遙控型單片機 |
| 文件頁數： | 5/36頁 |
| 文件大小： | 271K |
| 代理商： | HT48CA3 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
HT48CA3
Rev. 1.40
5
July 16, 2003
Program Memory
ROM
The program memory is used to store the program in-
structions which are to be executed. It also contains
data, table, and interrupt entries, and is organized into
8192 16 bits 3 banks, addressed by the program coun-
ter and table pointer.
Certain locations in the program memory are reserved
for special usage:
Location 000H
This area is reserved for program initialization. After
chip reset, the program always begins execution at lo-
cation 000H.
Location 004H
This area is reserved for the external interrupt service
program. If the INT input pin is activated, the interrupt
is enabledand the stack is not full, the program begins
execution at location 004H.
Location 008H
ThisareaisreservedfortheTimer/EventCounter0in-
terrupt service program. If a timer interrupt results
from a Timer/Event Counter 0 overflow, and if the in-
terrupt is enabled and the stack is not full, the program
begins execution at location 008H.
Location 00CH
This location is reserved for the Timer/Event Counter
1 interrupt service program. If a timer interrupt results
from a Timer/Event Counter 1 overflow, and the inter-
rupt is enabled and the stack is not full, the program
begins execution at location 00CH.
Table location
Any location in the program memory can be used as
look-up tables. The instructions TABRDC [m] (page
specified by TBHP) and TABRDL[m] (the last page)
transfer the contents of the lower-order byte to the
specified data memory, and the higher-order byte to
TBLH(08H). The higher-order byte table pointer
TBHP(1FH) and lower-order byte table pointer TBLP
(07H)areread/writeregisters,whichindicatethetable
locations. Before accessing the table, the location has
to be placed in TBHP and TBLP. The TBLH is read
only and cannot be restored. If the main routine and
the ISR (interrupt service routine) both employ the ta-
ble read instruction, the contents of TBLH in the main
routine are likely to be changed by the table read in-
struction used in the ISR. Errors are thus brought
about. Given this, using the table read instruction in
the main routine and the ISR simultaneously should
be avoided. However, if the table read instruction has
to be applied in both main routine and the ISR, the in-
terrupt(s) is supposed to be disabled prior to the table
read instruction. It (They) will not be enabled until the
TBLH in the main routine has been backup. All table
related instructions require 2 cycles to complete the
operation.
Stack Register
STACK
This is a special part of the memory which is used to
save the contents of the program counter (PC) only. The
stack is organized into 8 levels and is neither part of the
data nor part of the program space, and is neither read-
able nor writeable. The activated level is indexed by the
stack pointer (SP) and is neither readable nor writeable.
At a subroutine call or interrupt acknowledge signal, the
contents of the program counter are pushed onto the
stack. At the end of a subroutine or an interrupt routine,
signaled by a return instruction (RET or RETI), the pro-
gram counter is restored to its previous value from the
stack.Afterachipreset,theSPwillpointtothetopofthe
stack.
If the stack is full and a non-masked interrupt takes
place, the interrupt request flag will be recorded but the
acknowledge signal will be inhibited. When the stack
pointer is decremented (by RET or RETI), the interrupt
will be serviced. This feature prevents stack overflow al-
lowing the programmer to use the structure more easily.
In a similar case, if the stack is full and a CALL is sub-
3 , < # !
0
=
=
&
> #
, # ! #
#
! # ,
8 !
, !
" ! ,
<
! #
#
>
! ,
!
,
!
" ! ,
<
! #
,
(
; 9 " ,
<
, 6 0 3 , @
'
7
(
; 9 " ,
<
, 6 0 3 , @
'
7
! A , ,
,
, , ! , 0
=
=
2 =
1 =
=
#
>
! ,
!
,
!
" ! ,
<
! #
,
Program memory
Instruction
Table Location
*14~*8
*7
*6
*5
*4
*3
*2
*1
*0
TABRDC [m]
TBHP
@7
@6
@5
@4
@3
@2
@1
@0
TABRDL [m]
1011111
@7
@6
@5
@4
@3
@2
@1
@0
Table location
Note: *14~*0: Table location bits
@7~@0: Table pointer bits
相關PDF資料 |
PDF描述 |
|---|---|
| HT48E06 | 8-Bit I/O Type MCU (With EEPROM) |
| HT48E50 | I/O Type 8-Bit MTP MCU With EEPROM |
| HT48R05A-1 | 8-Bit High Performance RISC-like OTP Microcontroller(8位、高性能、類似RISC、一次可編程微控制器，用于多I/O接口設備) |
| HT48R05A | 8-Bit OTP Microcontroller |
| HT48R06A-1 | 8-Bit High Performance RISC-like OTP Microcontroller(8位、高性能、類似RISC、一次可編程微控制器，用于多I/O接口設備) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HT48CA5 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:Remote Type 8-Bit MCU |
| HT48CA6 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-Bit Remote Type Low Voltage Mask MCU |
| HT48CU80 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:I/O Type 8-Bit MCU |
| HT48CXX | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-Bit Microcontroller Series |
| HT48E06 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-Bit I/O Type MCU (With EEPROM) |
發布緊急采購，3分鐘左右您將得到回復。