- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385400 > HT49R30 (Holtek Semiconductor Inc.) DISPLAY 7 SEGMENT PDF資料下載
參數(shù)資料
| 型號(hào)： | HT49R30 |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | DISPLAY 7 SEGMENT |
| 中文描述： | 8位LCD型微控制器 |
| 文件頁(yè)數(shù)： | 19/43頁(yè) |
| 文件大小： | 353K |
| 代理商： | HT49R30 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)
HT49R30A-1/HT49C30-1/HT49C30L
Rev. 1.10
19
September 25, 2002
ThePFDoutputsignalfunctioniscontrolledbythePA3dataregisterandthetimer/eventcounterstate.ThePFDoutput
signal frequency is also dependent on the timer/event counter overflow period. The definitions of PFD control signal
and PFD output frequency are listed in the following table.
Timer
Timer Preload Value
PA3 Data Register
PA3 Pad State
PFD Frequency
OFF
X
0
U
X
OFF
X
1
0
X
ON
N
0
PFD
f
INT
/[2 (256 N)]
ON
N
1
0
X
Note:
X stands for unused
U stands for unknown
F
1
F
' *
-
'
%
'
' )
-
>
;
7
# '
= 9
-
>
= = ;
# ( /
# 0
7
# ( /
#
9 '
7
# ( /
#
9 '
'
' )
-
>
= = ;
* ( /
* 3
)
PA Input/output ports
PB Input ports
LCD display memory
The device provides an area of embedded data memory
for LCD display. This area is located from 40H to 52H of
the RAM at Bank 1. Bank pointer (BP; located at 04H of
the RAM) is the switch between the RAM and the LCD
display memory. When the BP is set as 01H , any data
written into 40H~52H will effect the LCD display. When
the BP is cleared to
40H~52H means to access the general purpose data
00H , any data written into
memory. The LCD display memory can be read and
written to only by indirect addressing mode using MP1.
When data is written into the display data area, it is auto-
matically read by the LCD driver which then generates
the corresponding LCD driving signals. To turn the dis-
play on or off, a 1 or a 0 is written to the correspond-
ing bit of the display memory, respectively. The figure
illustrates the mapping between the display memory
and LCD pattern for the device.
( 4
(
4
4
4
3 (
*
(
(
5
0
2
3
3
Display memory
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HT49R30A-1 | DISPL 7 SEG YELLOW |
| HT49C30-1 | 8-Bit LCD Type MCU |
| HT49C50 | 8-BIT MICROCONTROLLER |
| HT49R50A | 8-Bit High Performance High speed Microcontroller(8位、高性能、高速微控制器) |
| HT49R50 | 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HT49R30A-1 | 制造商:HOLTEK 制造商全稱(chēng):Holtek Semiconductor Inc 功能描述:8-Bit LCD Type MCU |
| HT49R30A-1_12 | 制造商:HOLTEK 制造商全稱(chēng):Holtek Semiconductor Inc 功能描述:LCD Type 8-Bit MCU |
| HT49R50 | 制造商:HOLTEK 制造商全稱(chēng):Holtek Semiconductor Inc 功能描述:8-Bit Microcontroller |
| HT49R50(100QFP) | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microcontroller |
| HT49R50(80QFP) | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。