- 您現在的位置：買賣IC網 > PDF目錄385400 > HT49R30A-1 (Holtek Semiconductor Inc.) DISPL 7 SEG YELLOW PDF資料下載
參數資料
| 型號： | HT49R30A-1 |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | DISPL 7 SEG YELLOW |
| 中文描述： | 8位LCD型微控制器 |
| 文件頁數： | 26/43頁 |
| 文件大小： | 353K |
| 代理商： | HT49R30A-1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
Mnemonic
Description
Instruction
Cycle
Flag
Affected
Branch
JMP addr
SZ [m]
SZA [m]
SZ [m].i
SNZ [m].i
SIZ [m]
SDZ [m]
SIZA [m]
SDZA [m]
CALL addr
RET
RET A,x
RETI
Jump unconditionally
Skip if data memory is zero
Skip if data memory is zero with data movement to ACC
Skip if bit i of data memory is zero
Skip if bit i of data memory is not zero
Skip if increment data memory is zero
Skip if decrement data memory is zero
Skip if increment data memory is zero with result in ACC
Skip if decrement data memory is zero with result in ACC
Subroutine call
Return from subroutine
Return from subroutine and load immediate data to ACC
Return from interrupt
2
1
(2)
1
(2)
1
(2)
1
(2)
1
(3)
1
(3)
1
(2)
1
(2)
2
2
2
2
None
None
None
None
None
None
None
None
None
None
None
None
None
Table Read
TABRDC [m]
TABRDL [m]
Read ROM code (current page) to data memory and TBLH
Read ROM code (last page) to data memory and TBLH
2
(1)
2
(1)
None
None
Miscellaneous
NOP
CLR [m]
SET [m]
CLR WDT
CLR WDT1
CLR WDT2
SWAP [m]
SWAPA [m]
HALT
No operation
Clear data memory
Set data memory
Clear Watchdog Timer
Pre-clear Watchdog Timer
Pre-clear Watchdog Timer
Swap nibbles of data memory
Swap nibbles of data memory with result in ACC
Enter power down mode
1
1
(1)
1
(1)
1
1
1
1
(1)
1
1
None
None
None
TO,PD
TO
(4)
,PD
(4)
TO
(4)
,PD
(4)
None
None
TO,PD
Note:
x: Immediate data
m: Data memory address
A: Accumulator
i: 0~7 number of bits
addr: Program memory address
: Flag is affected
: Flag is not affected
(1)
:IfaloadingtothePCLregisteroccurs,theexecutioncycleofinstructionswillbedelayedforonemorecycle
(four system clocks).
(2)
:Ifaskippingtothenextinstructionoccurs,theexecutioncycleofinstructionswillbedelayedforonemore
cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
(3)
:
(1)
and
(2)
(4)
: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the
CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared.
Otherwise the TO and PD flags remain unchanged.
HT49R30A-1/HT49C30-1/HT49C30L
Rev. 1.10
26
September 25, 2002
相關PDF資料 |
PDF描述 |
|---|---|
| HT49C30-1 | 8-Bit LCD Type MCU |
| HT49C50 | 8-BIT MICROCONTROLLER |
| HT49R50A | 8-Bit High Performance High speed Microcontroller(8位、高性能、高速微控制器) |
| HT49R50 | 8-BIT MICROCONTROLLER |
| HT5D048 | 0.8m CMOS High Speed Gate Array(0.8m CMOS高速門陣列) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HT49R30A-1_12 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:LCD Type 8-Bit MCU |
| HT49R50 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-Bit Microcontroller |
| HT49R50(100QFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| HT49R50(80QFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| HT49R50A-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit LCD Type OTP MCU |
發布緊急采購，3分鐘左右您將得到回復。