- 您現在的位置：買賣IC網 > PDF目錄385405 > HT83R074 (Holtek Semiconductor Inc.) Q-Voice PDF資料下載
參數資料
| 型號： | HT83R074 |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | Q-Voice |
| 中文描述： | 調Q語音 |
| 文件頁數： | 11/38頁 |
| 文件大小： | 252K |
| 代理商： | HT83R074 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
HT83R074
Rev. 1.00
11
May 17, 2007
Address
RAM Mapping
Read/Write
Description
00H
IAR0
R/W
Indirect Addressing Register 0
01H
MP0
R/W
Memory Pointer 0
05H
ACC
R/W
Accumulator
06H
PCL
R/W
Program counter lower-order byte address
07H
TBLP
R/W
Table pointer lower-order byte register
08H
TBLH
R
Table higher-order byte content register
09H
WDTS
R/W
Watchdog Timer option setting register
0AH
STATUS
R/W
Status register
0BH
INTC
R/W
Interrupt control register 0
0DH
TMR0
R/W
Timer Counter 0 register
0EH
TMR0C
R/W
Timer Counter 0 control register
10H
TMR1
R/W
Timer Counter 1 register
11H
TMR1C
R/W
Timer Counter 1 control register
12H
PA
R/W
Port A I/O data register
13H
PAC
R/W
Port A I/O control register
14H
PB
R/W
Port B I/O data register
15H
PBC
R/W
Port B I/O control register
18H
LATCH0H
R/W
Voice ROM address latch 0 [A17, A16]
19H
LATCH0M
R/W
Voice ROM address latch 0 [A15~A8]
1AH
LATCH0L
R/W
Voice ROM address latch 0 [A7~A0]
26H
PWMCR
R/W
PWM control register
27H
PWML
R/W, higher-nibble
available only
PWM output data P3~P0 to PWML7~PWML4
28H
PWMH
R/W
PWM output data P11~P4 to PWMH7~PWMH0
29H
VOL
R/W, higher-nibble
available only
Volume control register and volume controlled by VOL8~VOL4
2AH
LATCHD
R
Voice ROM data register
2BH~2FH Unused
30H~7FH User data RAM
R/W
User data RAM
Note:
R: Read only
W: Write only
R/W: Read/Write
Interrupts
The HT83R074 provides two 8-bit programmable timer
interrupts, and a time base interrupt. The Interrupt Con-
trol registers (INTC:0BH) contain the interrupt control
bits to set to enable/disable and the interrupt request
flags.
Once an interrupt subroutine is serviced, all other inter-
rupts will be blocked (by clearing the EMI bit). This
schememaypreventanyfurtherinterruptnesting.Other
interrupt requests may happen during this interval but
only the interrupt request flag is recorded. If a certain in-
terrupt needs servicing within the service routine, the
EMI bit and the corresponding INTC bit may be set to al-
low interrupt nesting. If the stack is full, the interrupt re-
quest will not be acknowledged, even if the related
interrupt is enabled, until the Stack Pointer is decre-
mented. If immediate service is desired, the stack must
be prevented from becoming full.
As an interrupt is serviced, a control transfer occurs by
pushing the program counter onto the stack and then
branching to subroutines at the specified location(s) in
the program memory. Only the program counter is
pushed onto the stack. The programmer must save the
contents of the register or status register (STATUS) in
advance if they are altered by an interrupt service pro-
gram which corrupts the desired control sequence.
相關PDF資料 |
PDF描述 |
|---|---|
| HT84036 | Magic VoiceTM |
| HT84XXX | Magic VoiceTM |
| HT84072 | Magic VoiceTM |
| HT84144 | Magic VoiceTM |
| HT84192 | Magic VoiceTM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HT83V31(24SDIP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| HT83V31(28SDIP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| HT83V32(24SDIP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| HT83V32(28SDIP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| HT83V33(24SDIP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發布緊急采購，3分鐘左右您將得到回復。