- 您現在的位置：買賣IC網 > PDF目錄385408 > HT95C200 (Holtek Semiconductor Inc.) 8-Bit CID Type Phone Controller MCU PDF資料下載
參數資料
| 型號： | HT95C200 |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | 8-Bit CID Type Phone Controller MCU |
| 中文描述： | 8位偵緝型電話MCU控制器 |
| 文件頁數： | 12/50頁 |
| 文件大小： | 324K |
| 代理商： | HT95C200 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
HT95C200/20P/300/30P
Rev. 0.10
12
October 1, 2002
Preliminary
BP
Address
Function
Description
LCD RAM display memory
1B
40~57
LCD RAM
HT95C200/20P: LCD RAM mapping space for COM0~COM7
1B
40~6F
LCD RAM
HT95C300/30P: LCD RAM mapping space for COM0~COM7
1B
70~87
LCD RAM
HT95C200/20P: LCD RAM mapping space for COM8~COM15
1B
70~9F
LCD RAM
HT95C300/30P: LCD RAM mapping space for COM8~COM15
Indirect addressing register
Location 00H and 02H are indirect addressing registers
that are not physically implemented. Any read/write op-
eration of [00H] and [02H] will access the memory
pointed to by MP0 and MP1, respectively. Reading loca-
tion [00H] or [02H] indirectly returns the result 00H,
while writing it leads to no operation. MP0 is indirectly
addressable in bank0, but MP1 is available for all banks
by switch BP [04H]. If BP is unequal to 00H, the indirect
addressing mode to read/write operation from 00H~3FH
will return the result as same as the value of bank0.
The memory pointer registers MP0 and MP1 are 8-bits
registers, and the bank pointer register BP is 5-bits reg-
ister.
Accumulator
The accumulator is closely related to ALU operations. It
is also mapped to location 05H of the data memory and
can operate with immediate data. All data movement
between two data memory locations must pass through
the accumulator.
Arithmetic and logic unit
ALU
This circuit performs 8-bit arithmetic and logic opera-
tions and provides the following functions:
Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
Logic operations (AND, OR, XOR, CPL)
Rotation (RL, RR, RLC, RRC)
Increment and Decrement (INC, DEC)
Branch decision (SZ, SNZ, SIZ, SDZ, etc.)
The ALU not only saves the results of a data operation
but also changes the status register.
Status register
STATUS
This status register contains the carry flag (C), auxiliary
carry flag (AC), zero flag (Z), overflow flag (OV), power
down flag (PD), and watchdog time-out flag (TO). It also
records the status information and controls the opera-
tion sequence.
ExceptfortheTOandPDflags,bitsinthestatusregister
can be altered by instructions, similar to the other regis-
ters. Data written into the status register will not change
the TO or PD flag. Operations related to the status regis-
ter may yield different results from those intended. The
TO flag can be affected only by system power-up, a
WDT time-out or executing the CLR WDT or HALT
instruction. The PD flag can be affected only by execut-
ing the HALT or CLR WDT instruction or during a
system power-up.
The Z, OV, AC and C flags generally reflect the status of
the latest operations.
On entering the interrupt sequence or executing the
subroutine call, the status register will not be automati-
cally pushed onto the stack.
If the contents of the status are important and if the sub-
routine can corrupt the status register, precautions must
be taken to save it.
Register
Label
Bits
Function
STATUS
(0AH)
C
0
C is set if the operation results in a carry during an addition operation or if a borrow
does not take place during a subtraction operation; otherwise C is cleared. Also it is
affected by a rotate through carry instruction.
AC
1
AC is set if the operation results in a carry out of the low nibbles in addition or no bor-
rowfromthehighnibbleintothelownibbleinsubtraction;otherwiseACiscleared.
Z
2
Z is set if the result of an arithmetic or logic operation is 0; otherwise Z is cleared.
OV
3
OV is set if the operation results in a carry into the highest-order bit but not a carry
out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD
4
PD is cleared when either a system power-up or executing the CLR WDT instruc-
tion. PD is set by executing the HALT instruction.
TO
5
TO is cleared by a system power-up or executing the CLR WDT or HALT instruc-
tion. TO is set by a WDT time-out.
6, 7
Unused bit, read as 0
相關PDF資料 |
PDF描述 |
|---|---|
| HT95CXXX | CID Type Phone 8-Bit MCU |
| HT95L400-128QFP-A | LCD Type Phone 8-Bit MCU |
| HT95L100-64QEP-A | LCD Type Phone 8-Bit MCU |
| HT95L10P-64QEP-A | LCD Type Phone 8-Bit MCU |
| HT95L100-64QFP-A | 8-Bit LCD Type Phone Controller MCU |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HT95C20P | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-Bit CID Type Phone Controller MCU |
| HT95C300 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:CID Type Phone 8-Bit MCU |
| HT95C30P | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:CID Type Phone 8-Bit MCU |
| HT95C400 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:CID Type Phone 8-Bit MCU |
| HT95C40P | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:LCD Type Phone 8-Bit MCU |
發布緊急采購，3分鐘左右您將得到回復。