- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385414 > HY29F080T90 (Hynix Semiconductor Inc.) 8 Megabit (1M x 8), 5 Volt-only, Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | HY29F080T90 |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | 8 Megabit (1M x 8), 5 Volt-only, Flash Memory |
| 中文描述： | 8兆位（1米× 8），5伏只，閃存 |
| 文件頁(yè)數(shù)： | 16/38頁(yè) |
| 文件大小： | 366K |
| 代理商： | HY29F080T90 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)
16
Rev. 6.1/May 01
HY29F080
DQ[7] - Data# Polling
The Data# (
“
Data Bar
”
) Polling bit, DQ[7], indicates
to the host system whether an Automatic Algo-
rithm is in progress or completed, or whether the
device is in Erase Suspend mode. Data# Polling
is valid after the rising edge of the final WE# pulse
in the Program or Erase command sequence.
The system must do a read at the program ad-
dress to obtain valid programming status informa-
tion on this bit. While a programming operation is
in progress, the device outputs the complement
of the value programmed to DQ[7]. When the pro-
gramming operation is complete, the device out-
puts the value programmed to DQ[7]. If a pro-
gram operation is attempted within a protected
sector, Data# Polling on DQ[7] is active for ap-
proximately 2 μs, then the device returns to read-
ing array data.
The host must read at an address within any non-
protected sector scheduled for erasure to obtain
valid erase status information on DQ[7]. During
an erase operation, Data# Polling produces a
“
0
”
on DQ[7]. When the erase operation is complete,
or if the device enters the Erase Suspend mode,
Data# Polling produces a
“
1
”
on DQ[7]. If all sec-
tors selected for erasing are protected, Data#
Polling on DQ[7] is active for approximately 100
μs, then the device returns to reading array data.
If at least one selected sector is not protected, the
erase operation erases the unprotected sectors,
and ignores the command for the selected sec-
tors that are protected.
When the system detects that DQ[7] has changed
from the complement to true data (or
“
0
”
to
“
1
”
for
erase), it should do an additional read cycle to read
valid data from DQ[7:0]. This is because DQ[7]
may change asynchronously with respect to the
other data bits while Output Enable (OE#) is as-
serted low.
Figure 7 illustrates the Data# Polling test algorithm.
DQ[6] - Toggle Bit I
Toggle Bit I on DQ[6] indicates whether an Auto-
matic Program or Erase algorithm is in progress
or complete, or whether the device has entered
the Erase Suspend mode. Toggle Bit I may be
read at any address, and is valid after the rising
edge of the final WE# pulse in the program or erase
command sequence, including during the sector
erase time-out. The system may use either OE#
or CE# to control the read cycles.
Successive read cycles at any address during an
Automatic Program algorithm operation (including
programming while in Erase Suspend mode)
cause DQ[6] to toggle. DQ[6] stops toggling when
the operation is complete. If a program address
falls within a protected sector, DQ[6] toggles for
approximately 2 μs after the program command
sequence is written, then returns to reading array
data.
While the Automatic Erase algorithm is operating,
successive read cycles at any address cause
DQ[6] to toggle. DQ[6] stops toggling when the
erase operation is complete or when the device is
placed in the Erase Suspend mode. The host may
use DQ[2] to determine which sectors are erasing
START
Read DQ[7:0]
at Valid Address (Note 1)
DQ[7] = Data
NO
YES
PROGRAM/ERASE
COMPLETE
DQ[5] = 1
NO
YES
Test for DQ[7] = 1
for Erase Operation
Read DQ[7:0]
at Valid Address (Note 1)
DQ[7] = Data
(Note 2)
NO
YES
Test for DQ[7] = 1
for Erase Operation
PROGRAM/ERASE
EXCEEDED TIME ERROR
Notes:
1. During programming, the program address.
During sector erase, an address within any non-protected sector
scheduled for erasure.
During chip erase, an address within any non-protected sector.
2. Recheck DQ[7] since it may change asynchronously at the same time
as DQ[5].
Figure 7. Data# Polling Test Algorithm
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY29F080G-70 | x8 Flash EEPROM |
| HY29F080G-90 | x8 Flash EEPROM |
| HY29F080R-12 | x8 Flash EEPROM |
| HY29F080R-70 | x8 Flash EEPROM |
| HY29F080R-90 | x8 Flash EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY29F080T-90 | 制造商:Hynix Semi 功能描述: |
| HY29F080T-90E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM |
| HY29F200BG-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8/x16 Flash EEPROM |
| HY29F200BG-12E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8/x16 Flash EEPROM |
| HY29F200BG-12I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8/x16 Flash EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。