欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: HY57V56820BLT
英文描述: 32Mx8|3.3V|8K|K|SDR SDRAM - 256M
中文描述: 32Mx8 | 3.3 | 8K的|畝|特別提款權的SDRAM - 256M
文件頁數: 1/13頁
文件大?。?/td> 61K
代理商: HY57V56820BLT
HY57V281620A
4 Banks x 2M x 16bits Synchronous DRAM
This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for use of circuits de-
scribed. No patent licenses are implied.
Rev. 1.3/Aug. 01
DESCRIPTION
The Hynix HY57V281620A is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory applications which
require large memory density and high bandwidth. HY57V281620A is organized as 4banks of 2,097,152x16
HY57V281620A is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchro-
nized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output
voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated
by a single control command (Burst length of 1,2,4,8, or full page), and the burst count sequence(sequential or interleave). A burst of
read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst
read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)
FEATURES
Single 3.3
±
0.3V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 54pin TSOP-II with 0.8mm
of pin pitch
All inputs and outputs referenced to positive edge of
system clock
Data mask function by UDQM or LDQM
Internal four banks operation
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
ORDERING INFORMATION
Part No.
Clock Frequency
Power
Organization
Interface
Package
HY57V281620AT-6
166MHz
Normal
4Banks x 2Mbits
x16
LVTTL
400mil 54pin TSOP II
HY57V281620AT-7
143MHz
HY57V281620AT-K
133MHz
HY57V281620AT-H
133MHz
HY57V281620AT-8
125MHz
HY57V281620AT-P
100MHz
HY57V281620AT-S
100MHz
HY57V281620ALT-6
166MHz
Low power
HY57V281620ALT-7
143MHz
HY57V281620ALT-K
133MHz
HY57V281620ALT-H
133MHz
HY57V281620ALT-8
125MHz
HY57V281620ALT-P
100MHz
HY57V281620ALT-S
100MHz
相關PDF資料
PDF描述
HY57V56820BLT-6 x8 SDRAM
HY57V56820BLT-8 SDRAM|4X8MX8|CMOS|TSOP|54PIN|PLASTIC
HY57V56820BLT-H x8 SDRAM
HY57V56820BLT-K SDRAM|4X8MX8|CMOS|TSOP|54PIN|PLASTIC
HY57V56820BLT-P SDRAM|4X8MX8|CMOS|TSOP|54PIN|PLASTIC
相關代理商/技術參數
參數描述
HY57V56820BLT-6 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 8M x 8Bit Synchronous DRAM
HY57V56820BLT-8 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 8M x 8Bit Synchronous DRAM
HY57V56820BLT-H 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 8M x 8Bit Synchronous DRAM
HY57V56820BLT-K 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 8M x 8Bit Synchronous DRAM
HY57V56820BLT-P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|4X8MX8|CMOS|TSOP|54PIN|PLASTIC
主站蜘蛛池模板: 西昌市| 南陵县| 嘉禾县| 县级市| 精河县| 天镇县| 二手房| 长岭县| 农安县| 辽源市| 类乌齐县| 宜宾市| 乃东县| 湘乡市| 大石桥市| 肃南| 金乡县| 无锡市| 本溪市| 始兴县| 黎城县| 巩义市| 通渭县| 苏尼特右旗| 休宁县| 剑阁县| 长阳| 富裕县| 宿松县| 东明县| 宁津县| 吴川市| 新化县| 隆昌县| 威海市| 巴彦淖尔市| 舟山市| 沂源县| 鄂托克前旗| 阿城市| 宝坻区|