欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: HY5V58BF
英文描述: 32Mx8|3.3V|8K|H/8/P/S|SDR SDRAM - 256M
中文描述: 32Mx8 | 3.3 | 8K的| H/8/P/S |特別提款權的SDRAM - 256M
文件頁數: 1/9頁
文件大小: 236K
代理商: HY5V58BF
Preliminary
HY5V52CF
4 Banks x 2M x 32Bit Synchronous DRAM
This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc. does not assume
any responsibility for use of circuits described. No patent licenses are implied.
Rev. 0.2/Jun 02
DESCRIPTION
The Hynix HY5V52CF is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the memory applications
which require wide data I/O and high bandwidth. HY5V52CF is organized as 4banks of 2,097,152x32.
HY5V52CF is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are
synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high band-
width. All input and output voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write
cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count
sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate
command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined
design is not restricted by a `2N` rule.)
FEATURES
JEDEC standard 3.3V power supply
All device pins are compatible with LVTTL interface
90Ball FBGA with 0.8mm of pin pitch
All inputs and outputs referenced to positive edge of
system clock
Data mask function by DQM0,1,2 and 3
Internal four banks operation
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or full page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
Burst Read Single Write operation
ORDERING INFORMATION
Part No.
Clock Frequency
Organization
Interface
Package
HY5V52(L)F-8
125MHz
4Banks x 2Mbits
x32
LVTTL
90Ball FBGA
HY5V52(L)F-P
100MHz
4Banks x 2Mbits
x32
LVTTL
90Ball FBGA
HY5V52(L)F-S
100MHz
4Banks x 2Mbits
x32
LVTTL
90Ball FBGA
相關PDF資料
PDF描述
HY5V58BLF 32Mx8|3.3V|8K|H/8/P/S|SDR SDRAM - 256M
HY5V62CF 2Mx32|3.3V|4K|7|SDR SDRAM - 64M
HY5V62CF-7 x32 SDRAM
HY5V62CF-S x32 SDRAM
HY5V66GF 4Mx16|3.3V|4K|H|SDR SDRAM - 64M
相關代理商/技術參數
參數描述
HY5V58BLF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32Mx8|3.3V|8K|H/8/P/S|SDR SDRAM - 256M
HY5V62CF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2Mx32|3.3V|4K|7|SDR SDRAM - 64M
HY5V62CF-7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SDRAM
HY5V62CF-S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SDRAM
HY5V66EF6 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O
主站蜘蛛池模板: 绵竹市| 葵青区| 阿合奇县| 墨玉县| 三明市| 治多县| 乐东| 中阳县| 安顺市| 龙里县| 闸北区| 长宁县| 新乡县| 山丹县| 巴东县| 麦盖提县| 四会市| 榆树市| 金乡县| 民乐县| 白银市| 固阳县| 滨海县| 龙海市| 枞阳县| 尉氏县| 徐闻县| 焦作市| 望江县| 嵊州市| 灌云县| 伊通| 内丘县| 恭城| 安阳县| 中宁县| 南华县| 萍乡市| 环江| 临泉县| 西和县|