欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: HY5W26CF-S
英文描述: SDRAM|4X2MX16|CMOS|BGA|54PIN|PLASTIC
中文描述: 內存| 4X2MX16 |的CMOS | BGA封裝| 54PIN |塑料
文件頁數: 1/24頁
文件大小: 221K
代理商: HY5W26CF-S
HY5W2A6C(L/S)F / HY57W2A1620HC(L/S)T
HY5W26CF / HY57W281620HCT
4Banks x 2M x 16bits Synchronous DRAM
This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for
use of circuits described. No patent licenses are implied.
Rev. 1.2 / Nov. 01
DESCRIPTION
The Hynix Low Power SDRAM is suited for non-PC application which use the batteries such as PDAs,
2.5G and 3G cellular phones with internet access and multimedia capabilities, mini-notebook, handheld
PCs.
The Hynix HY5W2A6CF is a 134,217,728bit CMOS Synchronous Dynamic Random Access Memory. It
is organized as 4banks of 2,097,152x16.
The Low Power SDRAM provides for programmable options including CAS latency of 1, 2, or 3, READ
or WRITE burst length of 1, 2, 4, 8, or full page, and the burst count sequence(sequential or interleave).
And the Low Power SDRAM also provides for special programmable options including Partial Array Self
Refresh of a quarter bank, a half bank, 1bank, 2banks, or all banks, Temperature Compensated Self
Refresh of 15, 45, 70, or 85 degrees C. A burst of Read or Write cycles in progress can be terminated
by a burst terminate command or can be interrupted and replaced by a new burst Read or Write com-
mand on any cycle(This pipelined design is not restricted by a 2N rule).
Deep Power Down Mode is a additional operating mode for Low Power SDRAM. This mode can achieve
maximum power reduction by removing power to the memory array within each SDRAM. By using this
feature, the system can cut off alomost all DRAM power without adding the cost of a power switch and
giving up mother-board power-line layout flexibility.
FEATURES
Standard SDRAM Protocol
Internal 4bank operation
Voltage : VDD = 2.5V, VDDQ = 1.8V
& 2.5
V
LVTTL compatible I/O Interface
Low Voltage interface to reduce I/O power
Low Power Features ( HY5W26CF / HY57W281620HCT series can’t support these features)
- PASR(Partial Array Self Refresh)
- TCSR(Temperature Compensated Self Refresh)
- Deep Power Down Mode
CAS latency of 1, 2, or 3
Packages : 54ball, 0.8mm pitch FBGA / 54pin, TSOP
-25 ~ 85C Operation
128M SDRAM ODERING INFORMATION
Part Number
Clock
Frequency
CAS
Latency
Organization
Interface
Package
HY5W2A6C(L/S)F-H
HY5W26CF-H
HY57W2A1620HC(L/S)T-H
HY57W281620HCT-H
133MHz
3
4banks x 2Mb x 16
LVTTL
54ball FBGA
(HY5xxxxxxF)
54pin TSOP-II
(HY5xxxxxxT)
HY5W2A6C(L/S)F-P
HY5W26CF-P
HY57W2A1620HC(L/S)T-P
HY57W281620HCT-P
100MHz
2
4banks x 2Mb x 16
LVTTL
HY5W2A6C(L/S)F-S
HY5W26CF-S
HY57W2A1620HC(L/S)T-S
HY57W281620HCT-S
100MHz
3
4banks x 2Mb x 16
LVTTL
HHY5W2A6C(L/S)F-B
HY5W26CF-B
HY57W2A1620HC(L/S)T-B
HY57W281620HCT-B
66Mhz
2
4banks x 2Mb x 16
LVTTL
* HY5xxxxxx-B Series can support 40Mhz CL1 and 33Mhz CL1.
相關PDF資料
PDF描述
HY5W2A6CLF-H x16 SDRAM
HY5W2A6CLF-P SDRAM|4X2MX16|CMOS|BGA|54PIN|PLASTIC
HY5W2A6CLF-S x16 SDRAM
HY5W2A6CSF-H SDRAM|4X2MX16|CMOS|BGA|54PIN|PLASTIC
HY5W2A6CSF-P x16 SDRAM
相關代理商/技術參數
參數描述
HY5W2A2(L/S)F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4Mx32|2.5V|4K|H|Handy SDRAM - 128M
HY5W2A2(L/S)FC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4Mx32|2.5V|4K|H|Handy SDRAM - 128M
HY5W2A6CLF-H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM
HY5W2A6CLF-P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|4X2MX16|CMOS|BGA|54PIN|PLASTIC
HY5W2A6CLF-S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM
主站蜘蛛池模板: 宜黄县| 宁陕县| 明光市| 孙吴县| 岐山县| 融水| 禄劝| 云南省| 高清| 纳雍县| 新竹市| 西华县| 武定县| 泰顺县| 陆丰市| 巩留县| 海盐县| 四会市| 蓝田县| 南皮县| 凤城市| 新安县| 来凤县| 扎囊县| 宁陕县| 陆良县| 隆德县| 嘉峪关市| 宽甸| 林芝县| 阿拉善左旗| 宁远县| 全南县| 黎川县| 九龙城区| 剑阁县| 海城市| 南溪县| 方山县| 独山县| 黔东|