- 您現在的位置：買賣IC網 > PDF目錄370784 > HYB25D256800AT (SIEMENS AG) 256-MBit Double Data Rata SDRAM(256MB 雙數據速率的同步動態RAM) PDF資料下載
參數資料
| 型號： | HYB25D256800AT |
| 廠商： | SIEMENS AG |
| 英文描述： | 256-MBit Double Data Rata SDRAM(256MB 雙數據速率的同步動態RAM) |
| 中文描述： | 256兆內存雙數據拉塔（256MB的雙數據速率的同步動態內存） |
| 文件頁數： | 1/74頁 |
| 文件大小： | 1016K |
| 代理商： | HYB25D256800AT |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
HYB25D256400/800T/AT
256-MBit Double Data Rata SDRAM
4/00
Page 1 of 74
Features
Double data rate architecture: two data transfers
per clock cycle
Bidirectional data strobe (DQS) is transmitted
and received with data, to be used in capturing
data at the receiver
DQS is edge-aligned with data for reads and is
center-aligned with data for writes
Differential clock inputs (CK and CK)
Four internal banks for concurrent operation
Data mask (DM) for write data
DLL aligns DQ and DQS transitions with CK
transitions, also aligns QFC transitions with CK
during Read cycles
Commands entered on each positive CK edge;
data and data mask referenced to both edges of
DQS
Burst lengths: 2, 4, or 8
CAS Latency: 2, 2.5
Auto Precharge option for each burst access
Auto Refresh and Self Refresh Modes
7.8
μ
s Maximum Average Periodic Refresh
Interval
2.5V (SSTL_2 compatible) I/O
V
DDQ
= 2.5V
±
0.2V
V
DD
= 2.5V
±
0.2V
Description
The 256Mb DDR SDRAM is a high-speed CMOS,
dynamic random-access memory containing
268,435,456 bits. It is internally configured as a
quad-bank DRAM.
The 256Mb DDR SDRAM uses a double-data-rate
architecture to achieve high-speed operation. The
double data rate architecture is essentially a
2n
prefetch architecture with an interface designed to
transfer two data words per clock cycle at the I/O
pins. A single read or write access for the 256Mb
DDR SDRAM effectively consists of a single
2n
-bit
wide, one clock cycle data transfer at the internal
DRAM core and two corresponding n-bit wide, one-
half-clock-cycle data transfers at the I/O pins.
A bidirectional data strobe (DQS) is transmitted
externally, along with data, for use in data capture at
the receiver. DQS is a strobe transmitted by the
DDR SDRAM during Reads and by the memory
controller during Writes. DQS is edge-aligned with
data for Reads and center-aligned with data for
Writes.
The 256Mb DDR SDRAM operates from a differen-
tial clock (CK and CK; the crossing of CK going
HIGH and CK going LOW is referred to as the posi-
tive edge of CK). Commands (address and control
signals) are registered at every positive edge of CK.
Input data is registered on both edges of DQS, and
output data is referenced to both edges of DQS, as
well as to both edges of CK.
Read and write accesses to the DDR SDRAM are
burst oriented; accesses start at a selected location
and continue for a programmed number of locations
in a programmed sequence. Accesses begin with
the registration of an Active command, which is then
followed by a Read or Write command. The address
bits registered coincident with the Active command
are used to select the bank and row to be accessed.
The address bits registered coincident with the
Read or Write command are used to select the bank
and the starting column location for the burst
access.
The DDR SDRAM provides for programmable Read
or Write burst lengths of 2, 4 or 8 locations. An Auto
Precharge function may be enabled to provide a
self-timed row precharge that is initiated at the end
of the burst access.
As with standard SDRAMs, the pipelined, multibank
architecture of DDR SDRAMs allows for concurrent
operation, thereby providing high effective band-
width by hiding row precharge and activation time.
An auto refresh mode is provided along with a
power-saving power-down mode. All inputs are
compatible with the JEDEC Standard for SSTL_2.
All outputs are SSTL_2, Class II compatible.
Note:
The functionality described and the timing
specifications included in this data sheet are for the
DLL Enabled mode of operation.
CAS Latency and Frequency
CAS Latency
Maximum Operating Frequency (MHz)
PC266A
-7
-7.5
133
125
143
133
PC266B
PC200
-8
100
125
2
2.5
.
相關PDF資料 |
PDF描述 |
|---|---|
| HYB25D256400T | 256-MBit Double Data Rata SDRAM(256MB 雙數據速率的同步動態RAM) |
| HYB25D256800T | 256-MBit Double Data Rata SDRAM(256MB 雙數據速率的同步動態RAM) |
| HYB25D256400BC-5 | LED Lamp; LED Color:White; Luminous Intensity:140mcd; Viewing Angle:130 ; Forward Current:20mA; Forward Voltage:3.4V; Operating Temperature Range:-40 C to +85 C; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes RoHS Compliant: Yes |
| HYB25D256400BC-6 | 256 Mbit Double Data Rate SDRAM |
| HYB25D256400CC-5 | 256 Mbit Double Data Rate SDRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HYB25D256800AT-7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?256Mbit (32Mx8) DDR266A (2-3-3)? |
| HYB25D256800AT-7.5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM |
| HYB25D256800AT-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM |
| HYB25D256800BC-6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256-Mbit Double Data Rate SDRAM, Die Rev. B |
| HYB25D256800BC-7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?256Mb (64Mx4) FBGA DDR266A (2-3-3)? |
發布緊急采購，3分鐘左右您將得到回復。