- 您現在的位置：買賣IC網 > PDF目錄367358 > HYB25M288180C-845 DRAM|RAMBUS|16MX18|CMOS|BGA|66PIN|PLASTIC PDF資料下載
參數資料
| 型號： | HYB25M288180C-845 |
| 英文描述： | DRAM|RAMBUS|16MX18|CMOS|BGA|66PIN|PLASTIC |
| 中文描述： | 內存| Rambus公司| 16MX18 |的CMOS | BGA封裝| 66PIN |塑料 |
| 文件頁數： | 1/76頁 |
| 文件大小： | 1218K |
| 代理商： | HYB25M288180C-845 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
2002-05-06
Page 1 of 76
HYB25D128400/800/160AT(L)
128-Mbit Double Data Rate SDRAM
Features
CAS Latency and Frequency
Double data rate architecture: two data transfers
per clock cycle
Bidirectional data strobe (DQS) is transmitted
and received with data, to be used in capturing
data at the receiver
DQS is edge-aligned with data for reads and is
center-aligned with data for writes
Differential clock inputs (CK and CK)
Four internal banks for concurrent operation
Data mask (DM) for write data. The x16 organi-
zation has two (LDM, UDM), one per byte.
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge;
data and data mask referenced to both edges of
DQS
Burst Lengths: 2, 4, or 8
CAS Latency: 2, 2.5, (3)
Auto Precharge option for each burst access
Auto Refresh and Self Refresh Modes
15.6
μ
s Maximum Average Periodic Refresh
Interval (4k refresh)
2.5V (SSTL_2 compatible) I/O
V
DDQ
= 2.5V
±
0.2V / V
DD
= 2.5V
±
0.2V
TSOP66 package
Description
The 128Mb DDR SDRAM is a high-speed CMOS,
dynamic random-access memory containing 134,217,728
bits. It is internally configured as a quad-bank DRAM.
The 128Mb DDR SDRAM uses a double-data-rate archi-
tecture to achieve high-speed operation. The double data
rate architecture is essentially a
2n
prefetch architecture
with an interface designed to transfer two data words per
clock cycle at the I/O pins. A single read or write access
for the 128Mb DDR SDRAM effectively consists of a sin-
gle
2n
-bit wide, one clock cycle data transfer at the inter-
nal DRAM core and two corresponding n-bit wide, one-
half-clock-cycle data transfers at the I/O pins.
A bidirectional data strobe (DQS) is transmitted externally,
along with data, for use in data capture at the receiver.
DQS is a strobe transmitted by the DDR SDRAM during
Reads and by the memory controller during
W
rites. DQS
is edge-aligned with data for Reads and center-aligned
with data for
W
rites.
The 128Mb DDR SDRAM operates from a differential
clock (CK and CK; the crossing of CK going
H
I
GH
and CK
going LO
W
is referred to as the positive edge of CK).
Commands (address and control signals) are registered at
every positive edge of CK. Input data is registered on both
edges of DQS, and output data is referenced to both
edges of DQS, as well as to both edges of CK.
Read and write accesses to the DDR SDRAM are burst
oriented; accesses start at a selected location and con-
tinue for a programmed number of locations in a pro-
grammed sequence. Accesses begin with the registration
of an Active command, which is then followed by a Read
or
W
rite command. The address bits registered coincident
with the Active command are used to select the bank and
row to be accessed. The address bits registered coinci-
dent with the Read or
W
rite command are used to select
the bank and the starting column location for the burst
access.
The DDR SDRAM provides for programmable Read or
W
rite burst lengths of 2, 4 or 8 locations. An Auto Pre-
charge function may be enabled to provide a self-timed
row precharge that is initiated at the end of the burst
access.
As with standard SDRAMs, the pipelined, multibank archi-
tecture of DDR SDRAMs allows for concurrent operation,
thereby providing high effective bandwidth by hiding row
precharge and activation time.
An auto refresh mode is provided along with a power-sav-
ing power-down mode. All inputs are compatible with the
JE
D
E
C Standard for SSTL_2. All outputs are SSTL_2,
Class II compatible.
Note:
The functionality described and the timing specifi-
cations included in this data sheet are for the DLL
E
nabled
mode of operation.
CAS Latency
Maximum Operating Frequency (M
H
z)
DDR200
-8
-7
100
133
125
143
DDR266A
DDR333
-6
133
166
2
2.5
相關PDF資料 |
PDF描述 |
|---|---|
| HYB25R128160C-653 | RAMBUS DRAM |
| HYB25R128160C-745 | RAMBUS DRAM |
| HYB39M83200Q133 | Synchronous Multibank DRAM |
| HYB39L128160AT-7.5 | ?128M (8Mx16) 133MHz 3-3-3 ? |
| HYB39M83200L100 | Synchronous Multibank DRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HYB3116160BSJ | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-50 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-60 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-70 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BST-50 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
發布緊急采購，3分鐘左右您將得到回復。