- 您現在的位置：買賣IC網 > PDF目錄370791 > HYB39S16160AT-10 (SIEMENS A G) Multipole Connector PDF資料下載
參數資料
| 型號： | HYB39S16160AT-10 |
| 廠商： | SIEMENS A G |
| 元件分類： | DRAM |
| 英文描述： | Multipole Connector |
| 中文描述： | 1M X 16 SYNCHRONOUS DRAM, 10 ns, PDSO50 |
| 封裝： | 0.400 INCH, TSSOP2-50 |
| 文件頁數： | 1/22頁 |
| 文件大小： | 147K |
| 代理商： | HYB39S16160AT-10 |
Semiconductor Group
1
1998-10-01
16 MBit Synchronous DRAM
(second generation)
Advanced Information
The HYB 39S1640x/80x/16xAT are dual bank Synchronous DRAM’s based on the die revisions “B”
and “C” and organized as 2 banks
×
2 MBit
×
4, 2 banks
×
1 MBit
×
8 and 2 banks
×
512 kBit
×
16
respectively. These synchronous devices achieve high speed data transfer rates up to 125 MHz by
employing a chip architecture that prefetches multiple bits and then synchronizes the output data to
a system clock. The chip is fabricated with SIEMENS advanced 16 MBit DRAM process technology.
The device is designed to comply with all JEDEC standards set for synchronous DRAM products,
both electrically and mechanically. All of the control, address, data input and output circuits are
synchronized with the positive edge of an externally supplied clock.
Operating the two memory banks in an interleaved fashion allows random access operation to occur
at higher rate than is possible with standard DRAMs. A sequential and gapless data rate of up to
125 MHz is possible depending on burst length, CAS latency and speed grade of the device.
Auto Refresh (CBR) and Self Refresh operation are supported. These devices operate with a single
3.3 V
±
0.3 V power supply and are available in TSOPII packages.
High Performance:
Single Pulsed RAS Interface
Fully Synchronous to Positive Clock Edge
0 to 70
°
C operating temperature
Dual Banks controlled by A11 (Bank Select)
Programmable CAS Latency: 1, 2, 3
Programmable Wrap Sequence: Sequential
or Interleave
Programmable Burst Length:
1, 2, 4, 8 and full page for Sequential type
1, 2, 4, 8 for Interleave type
CAS latency = 3
f
CK
t
CK3
t
AC3
-8
-10
Units
125
100
MHz
8
10
ns
7
8
ns
Multiple Burst Read with Single Write
Operation
Automatic and Controlled Precharge
Command
Data Mask for Read/Write control (
×
4,
×
8)
Dual Data Mask for byte control (
×
16)
Auto Refresh (CBR) and Self Refresh
Suspend Mode and Power Down Mode
4096 refresh cycles/64 ms
Random Column Address every CLK
(1-N Rule)
Single 3.3 V
±
0.3 V Power Supply
LVTTL Interface versions
Plastic Packages:
P-TSOPII-44-1 400 mil width (
×
4,
×
8)
P-TSOPII-50-1 400 mil width (
×
16)
HYB 39S16400/800/160AT-8/-10
相關PDF資料 |
PDF描述 |
|---|---|
| HYB39S16160CT-6 | 1M x 16 MBit Synchronous DRAM for High Speed Graphics Applications |
| HYB39S16160CT-7 | 1M x 16 MBit Synchronous DRAM for High Speed Graphics Applications |
| HYB39S16160CT-8 | 16 MBit Synchronous DRAM |
| HYB39S16160BT-10 | SWITCH, SPST |
| HYB39S16160CT-10 | 16 MBit Synchronous DRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HYB39S16160AT-8 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 MBit Synchronous DRAM |
| HYB39S16160BT-10 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 MBit Synchronous DRAM |
| HYB39S16160BT-8 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 MBit Synchronous DRAM |
| HYB39S16160CT-10 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 MBit Synchronous DRAM |
| HYB39S16160CT6 | 制造商:SIEMENS 功能描述:New |
發布緊急采購，3分鐘左右您將得到回復。