欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: HYS 72V64300GR-7.5
廠商: SIEMENS AG
英文描述: 3.3V 256MB SDRAM Module(3.3V 256M位 SDRAM 模塊)
中文描述: 3.3 256MB的內(nèi)存模塊(3.3 256M位內(nèi)存模塊)
文件頁數(shù): 1/19頁
文件大?。?/td> 228K
代理商: HYS 72V64300GR-7.5
Data Book
1
1.00
HYS 72Vxx3xxGR-7.5
PC133 Registered SDRAM-Modules
3.3 V 168-pin Registered SDRAM Modules
PC133 128 MByte Module
PC133 256 MByte module
PC133 512 MByte Module
PC133 1 GByte Module
168-pin Registered 8 Byte Dual-In-Line
SDRAM Module for PC and Server main
memory applications
The HYS 72Vxx3xxGR-7.5 are industry standard 168-pin 8-byte Dual in-line Memory Modules
(DIMMs) organized as 16M
×
72, 32M x 72, 64M
×
72 and 128M
×
72 high speed memory arrays
designed with Synchronous DRAMs (SDRAMs) for ECC applications. The 32M x 72 (256Mbyte)
registered DIMM module is available in two versions (12 or 13 row addresses). All control and
address signals are registered on-DIMM and the design incorporates a PLL circuit for the Clock
inputs. Use of an on-board register reduces capacitive loading on the input signals but are delayed
by one cycle in arriving at the SDRAM devices. Decoupling capacitors are mounted on the PC
board. The DIMMs use a serial presence detects scheme implemented via a serial E
2
PROM using
the 2-pin I
2
C protocol. The first 128 bytes are utilized by the DIMM manufacturer and the second
128 bytes are available to the end user. All Infineon 168-pin DIMMs provide a high performance,
flexible 8-byte interface in a 133.35 mm long footprint.
One bank 16M
×
72, 32M x 72 and 64M
×
72
two bank 128M
×
72 organization
Optimized for ECC applications with very low
input capacitances
JEDEC standard Synchronous DRAMs
(SDRAM) Programmable CAS Latency, Burst
Length and Wrap Sequence (Sequential &
Interleave)
Single + 3.3 V (
±
0.3 V) power supply
Programmable CAS Latency, Burst Length,
and Wrap Sequence (Sequential &
Interleave)
Auto Refresh (CBR) and Self Refresh
All inputs and outputs are LVTTL compatible
Serial Presence Detect with E
2
PROM
Utilizes SDRAMs in TSOPII-54 packages
with registers and PLL.
Card Size: 133.35 mm
×
43.18 mm
×
3.99/
8.13 mm with Gold contact pads
These modules all fully compatible with the
current PC133 and INTELs PC100
specifications
Performance:
-7.5
Unit
f
CK
t
CK
t
AC
Clock Frequency (max.) @ CL = 3
133
MHz
Clock Cycle Time (min.) @ CL = 3
7.5
ns
Clock Access Time (min.)
CAS Latency = 3
5.4
ns
相關(guān)PDF資料
PDF描述
HYS 72V128320GR-7.5 3.3V 1GB SDRAM Module(3.3V 1G位 SDRAM 模塊)
HYS 72V8200GR PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊)
HYS 72V16201GR PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊)
HYS 72V32201GR PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊)
HYS 72V128220GR PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYS72V64300GR-75-C2 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PC133 Registered SDRAM-Modules
HYS72V64300GR-75-D 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PC133 Registered SDRAM-Modules
HYS72V64300GR-7-D 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PC133 Registered SDRAM-Modules
HYS72V64300GR-8 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM|64MX72|CMOS|DIMM|168PIN|PLASTIC
HYS72V64300GR-8-C2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?512MB PC100 (2-2-2) 1-bank End-of-Life?
主站蜘蛛池模板: 青冈县| 弥勒县| 舞钢市| 会同县| 桦甸市| 封丘县| 湛江市| 镇平县| 板桥市| 乃东县| 阳谷县| 阿拉善右旗| 屯留县| 福泉市| 繁昌县| 安岳县| 嘉善县| 永福县| 交城县| 保靖县| 措美县| 霍城县| 卢龙县| 汉沽区| 龙海市| 信宜市| 武陟县| 沅江市| 湘乡市| 汝阳县| 南召县| 武平县| 如东县| 望奎县| 同心县| 昌宁县| 吉安县| 鄂尔多斯市| 安吉县| 青神县| 从化市|