- 您現(xiàn)在的位置：買賣IC網 > PDF目錄370475 > HD74ALVCH16501 (Hitachi,Ltd.) 18-bit Universal Bus Transceivers with 3-state Outputs(三態(tài)輸出的18位通用總線收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | HD74ALVCH16501 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 18-bit Universal Bus Transceivers with 3-state Outputs(三態(tài)輸出的18位通用總線收發(fā)器) |
| 中文描述： | 18位通用總線收發(fā)器具有三態(tài)輸出（三態(tài)輸出的18位通用總線收發(fā)器） |
| 文件頁數(shù)： | 1/13頁 |
| 文件大小： | 52K |
| 代理商： | HD74ALVCH16501 |
HD74ALVCH16501
18-bit Universal Bus Transceivers with 3-state Outputs
ADE-205-168A (Z)
2nd. Edition
December 1999
Description
Data flow in each direction is controlled by output enable (OEAB and
OEBA
), latch enable (LEAB and
LEBA), and clock (CLKAB and CLKBA) inputs. For A to B data flow, the device operates in the
transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a
high or low logic level. If LEAB is low, the A bus data is stored in the latch flip flop on the low to high
transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in
the high impedance state. Data flow for B to A is similar to that of A to B but uses
OEBA
, LEBA, and
CLKBA. The output enables are complementary (OEAB is active high, and
OEBA
is active low). Active
bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
Features
V
CC
= 2.3 V to 3.6 V
Typical V
OL
ground bounce < 0.8 V (@V
CC
= 3.3 V, Ta = 25
°
C)
Typical V
OH
undershoot > 2.0 V (@V
CC
= 3.3 V, Ta = 25
°
C)
High output current
±
24 mA (@V
CC
= 3.0 V)
Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
相關PDF資料 |
PDF描述 |
|---|---|
| HD74ALVCH16543 | 16-bit Registered Transceivers with 3-state Outputs(三態(tài)輸出的16位寄存收發(fā)器) |
| HD74ALVCH16721 | 3.3-V 20-bit Flip Flops with 3-state Outputs(三態(tài)輸出的3.3V20位D觸發(fā)器) |
| HD74ALVCH16820 | 3.3-V 10-bit Flip Flops with Dual Outputs(雙輸出的3.3V10位D觸發(fā)器) |
| HD74ALVCH16821 | 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs(三態(tài)輸出的3.3V20位總線接口D觸發(fā)器) |
| HD74ALVCH16825 | 18-bit Buffers / Drivers with 3-state Outputs(三態(tài)輸出的18位緩沖器/驅動器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HD74ALVCH16543 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:16-bit Registered Transceivers with 3-state Outputs |
| HD74ALVCH16721 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:3.3-V 20-bit Flip Flops with 3-state Outputs |
| HD74ALVCH16820 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:3.3-V 10-bit Flip Flops with Dual Outputs |
| HD74ALVCH16821 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs |
| HD74ALVCH16825 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:18-bit Buffers / Drivers with 3-state Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復。