欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ICS1524MT
英文描述: Dual Output Phase Controlled SSTL-3/PECL Clock Generator
中文描述: 雙輸出相控SSTL-3/PECL時鐘發生器
文件頁數: 1/24頁
文件大小: 394K
代理商: ICS1524MT
Integrated
Circuit
Systems, Inc.
General Description
Features
ICS1524
ICS1524 Rev C 01/31/2003
Block Diagram
Dual Output Phase Controlled SSTL_3/PECL Clock Generator
Wide input frequency range
8 kHz to 100 MHz
250 MHz balanced PECL differential outputs
150 MHz single-ended SSTL_3 clock outputs
Dynamic Phase Adjust (DPA) for DPACLK
outputs
Software controlled phase adjustment
360
o
Adjustment down to 1/64 clock
increments
External or internal loop filter selection
Uses 3.3 VDC Inputs are 5 volt tolerant.
I
2
C-bus serial interface runs at either low speed
(100 kHz) or high speed (400 kHz).
Hardware and Software PLL Lock detection
The
ICS1524
is a low-cost, very high-performance
frequency generator and phase controlled clock synthe-
sizer. It is perfectly suited to phase controlled clock
synthesis and distribution as well as line-locked and
genlocked applications.
The
ICS1524
offers two channels of clock phase con-
trolled outputs; CLK and DPACLK. These two output
channels have both 250 MHz PECL differential and 150
MHz SSTL_3 single-ended output pins. The CLK output
channel has a fixed phase relationship to the PLL’s input
and the DPACLK uses the Dynamic Phase Adjust cir-
cuitry to allow control of the clock phase relative to input
signal.
Optionally, the CLK outputs can operate at half the clock
rate and phase aligned with the DPACLK channel, en-
abling deMUXing of multiplexed analog-to-digital
converters. The FUNC pin provides either the regener-
ated input from the phase-locked loop (PLL) divider
chain output or a re-synchronized and sharpened input
HSYNC.
The advanced PLL uses either its internal program-
mable feedback divider or an external divider and is
programmed by a standard I
2
C-bus serial interface.
I
2
C-bus is a trademark of Philips Corporation.
ICS reserves the right to make changes in the device data identified in this
publication without further notice. ICS advises its customers to obtain the
latest version of all device data to verify that any information being relied
upon by the customer is current and accurate.
Applications
Generic Frequency Synthesis
LCD Monitors and Projectors
Genlocking Multiple Video Systems
HSYNC
OSC
I C
DPACLK+/-
FUNC
DPACLK
Loop
Filter
CLK+/-
CLK
Pin Configuration
24 Pin 300-mil SOIC
I
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VDDD
VSSD
SDA
SCL
PDEN
EXTFB
HSYNC
EXTFIL
XFILRET
VDDA
VSSA
OSC
IREF
CLK+ (PECL)
C
LK– (PECL)
DPACLK+ (PECL)
DPACLK– (PECL)
VSSQ
VDDQ
DPA
CLK (SSTL)
CLK (SSTL)
FUNC (SSTL)
LOCK/REF (SSTL)
I CADR
2
相關PDF資料
PDF描述
ICS1526 Video Clock Synthesizer
ICS1526GLF Video Clock Synthesizer
ICS1526GLFTR Video Clock Synthesizer
ICS1531 Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator
ICS1560M-001 Video/Graphics Clock Generator
相關代理商/技術參數
參數描述
ICS1526 制造商:ICS 制造商全稱:ICS 功能描述:Video Clock Synthesizer
ICS1526G 功能描述:IC VIDEO CLK SYNTHESIZER 16TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器,PLL,頻率合成器 系列:- 產品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數:1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
ICS1526GILF 功能描述:IC VIDEO CLK SYNTHESIZER 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器,PLL,頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應商設備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ICS1526GILFT 功能描述:IC VIDEO CLK SYNTHESIZER 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器,PLL,頻率合成器 系列:- 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS1526GLF 功能描述:IC VIDEO CLK SYNTHESIZER 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器,PLL,頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
主站蜘蛛池模板: 宁国市| 鹰潭市| 德江县| 焦作市| 拜泉县| 满洲里市| 长顺县| 米脂县| 英德市| 遂川县| 焦作市| 团风县| 漯河市| 永靖县| 梁山县| 白玉县| 大关县| 洞头县| 连平县| 曲松县| 方山县| 长顺县| 金秀| 清河县| 格尔木市| 陈巴尔虎旗| 福建省| 乌拉特前旗| 徐水县| 民和| 樟树市| 广水市| 灯塔市| 隆子县| 霸州市| 德安县| 张家口市| 齐齐哈尔市| 石狮市| 称多县| 凤凰县|