- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360747 > ICS2694M Motherboard Clock Generator PDF資料下載
參數(shù)資料
| 型號： | ICS2694M |
| 英文描述： | Motherboard Clock Generator |
| 中文描述： | 主板時鐘發(fā)生器 |
| 文件頁數(shù)： | 1/8頁 |
| 文件大小： | 254K |
| 代理商： | ICS2694M |
ICS2694
Motherboard Clock Generator
Integrated
Circuit
Systems, Inc.
Description
The
ICS2694
Motherboard Clock Generator is an integrated
circuit using PLL and VCO technology to generate virtually all
the clock signals required in a PC. The use of the device can be
generalized to satisfy the timing needs of most digital systems
by reprogramming the VCO or reconfiguring the counter stages
which derive the output frequencies from the VCO’s.
The primary VCO is customarily used to generate the CPU
clock and is so labeled on the
ICS2694
. Pre-programmed
frequency sets are listed on page 6. These choices were made
to match the major microprocessor families. CPUSEL (0-3)
allow the user to select the appropriate frequency for the
application.
Due to the filter in the phase-locked loop, the CPUCLK will
move in a linear fashion from one frequency to a newly-
selected frequency without glitches. If a fixed CPUCLK value
is desired, CPUSEL (0-3) may be hard wired to the desired
address with STROBE tied high. (It has a pull-up.) For board
test and debug, pulling OUTPUTE to Ground will tristate all
the outputs.
Features
Low cost - eliminates multiple oscillators and Count
Down Logic
Primary VCO has 16 Mask Programmable frequencies
(normally CPU clock)
Secondary VCO has 1 Mask Programmable frequency
(usually 96 MHz)
Pre-programmed versions for typical PC applications
10 Outputs in addition to the primary CPU clock
Capability to reconfigure counter stages to change the
frequencies of the outputs via mask options
Advanced PLL design
On-chip PLL filters
Very Flexible Architecture
OUT2
OUT1
OUT0
OUT9
1
2
3
4
5
6
7
8
9
24
23
22
21
20
19
18
17
16
15
14
13
OUT3
OUT4
OUT5
OUT6
OUT7
(CPUCLK/2)
OUT8
AVDD
XTAL2
XTAL1
AVSS
OUTPUTE
CLKIN
CPUCLK
VSS
DVDD
STROBE
CPUSEL0
CPUSEL1
CPUSEL2
CPUSEL3
10
11
12
24-Pin DIP or SOIC
I
Pin Configuration
ICS2694RevA1094
Applications
CPU clock and Co-processor clock
Hard Disk and Floppy Disk clock
Keyboard clock
Serial Port clock
Bus clock
System counting or timing functions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS270PG | Triple PLL Field Programmable VCXO Clock Synthesizer |
| ICS270PGI | Triple PLL Field Programmable VCXO Clock Synthesizer |
| ICS270PGILF | Triple PLL Field Programmable VCXO Clock Synthesizer |
| ICS270PGLF | CAP 10UF 16V 10% TANT SMD-3216-18 TR-7 |
| ICS270 | Triple PLL Field Programmable VCXO Clock Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS2694M244 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| ICS2694M-XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| ICS2694N244 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| ICS2694N-XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| ICS270 | 制造商:ICS 制造商全稱:ICS 功能描述:Triple PLL Field Programmable VCXO Clock Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。