- 您現在的位置：買賣IC網 > PDF目錄360755 > ICS671M-06I 3.3 VOLT ZERO DELAY, LOW SKEW BUFFER PDF資料下載
參數資料
| 型號： | ICS671M-06I |
| 英文描述： | 3.3 VOLT ZERO DELAY, LOW SKEW BUFFER |
| 中文描述： | 3.3伏零延遲，低偏移的緩沖區 |
| 文件頁數： | 1/6頁 |
| 文件大小： | 133K |
| 代理商： | ICS671M-06I |
ICS671-06
MDS 671-06 D
1
Revision 050405
Integrated Circuit Systems
l
525 Race Street, San Jose, CA 95126
l
tel (408) 297-1201
l
www.icst.com
3.3 V
OLT
Z
ERO
D
ELAY
, L
OW
S
KEW
B
UFFER
Description
The ICS671-06 is a low phase noise, high-speed
PLL-based, 8 output, low skew zero delay buffer.
Based on ICS’ proprietary low jitter Phase-Locked
Loop (PLL) techniques, the device provides eight low
skew outputs at speeds up to 133 MHz at 3.3 V. The
outputs can be generated from the PLL (for zero delay),
or directly from the input (for testing), and can be set to
tri-state mode or to stop at a low level. For normal
operation as a zero delay buffer, any output clock is
tied to the FBIN pin.
ICS manufactures the largest variety of clock
generators and buffers and is the largest clock supplier
in the world.
Features
Clock outputs from 10 to 133 MHz
Zero input-output delay
Eight low skew (<200 ps) outputs
Device-to-device skew <700 ps
Low jitter (<200 ps)
Full CMOS outputs with 25 mA output drive
capability at TTL levels
5 V tolerant FBIN and CLKIN pins
Tri-state mode for board-level testing
Advanced, low power, sub-micron CMOS process
Operating voltage of 3.3 V
Industrial temperature range available
Packaged in 16-pin SOIC
Available in Pb (lead) free package
Not recommended for new designs. See the
MK2308-1H for new designs.
Block Diagram
CLKA4
CLKB1
CLKA3
CLKB2
CLKB3
CLKA2
CLKA1
CLKB4
CLKIN
Control
Logic
1
0
S2, S1
2
Clock
Synthesis
PLL
FBIN
Feedback is shown from CLKB4 for
illustration, but may come from any output.
VDD
2
GND
2
相關PDF資料 |
PDF描述 |
|---|---|
| ICS671M-06ILF | 3.3 VOLT ZERO DELAY, LOW SKEW BUFFER |
| ICS671M-06ILFT | 3.3 VOLT ZERO DELAY, LOW SKEW BUFFER |
| ICS671M-06IT | 3.3 VOLT ZERO DELAY, LOW SKEW BUFFER |
| ICS671-15 | ZERO DELAY, LOW SKEW BUFFER |
| ICS671G-15 | ZERO DELAY, LOW SKEW BUFFER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ICS671M-06ILF | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 VOLT ZERO DELAY, LOW SKEW BUFFER |
| ICS671M-06ILFT | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 VOLT ZERO DELAY, LOW SKEW BUFFER |
| ICS671M-06IT | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 VOLT ZERO DELAY, LOW SKEW BUFFER |
| ICS672-01 | 制造商:ICS 制造商全稱:ICS 功能描述:QuadraClock⑩ Quadrature Delay Buffer |
| ICS672M-01 | 功能描述:IC DELAY BUFFER QUADRACLK 16SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 產品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數:1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
發布緊急采購，3分鐘左右您將得到回復。