- 您現在的位置：買賣IC網 > PDF目錄360784 > ICS93705 DDR Phase Lock Loop Zero Delay Clock Buffer PDF資料下載
參數資料
| 型號： | ICS93705 |
| 英文描述： | DDR Phase Lock Loop Zero Delay Clock Buffer |
| 中文描述： | 復員鎖相環零延遲時鐘緩沖器 |
| 文件頁數： | 1/7頁 |
| 文件大小： | 65K |
| 代理商： | ICS93705 |
Integrated
Circuit
Systems, Inc.
ICS93705
0418C—08/08/02
Block Diagram
DDR Phase Lock Loop Zero Delay Clock Buffer
Pin Configuration
48-Pin SSOP
Recommended Application:
DDR Zero Delay Clock Buffer
Product Description/Features:
Low skew, low jitter PLL clock driver
I
2
C for functional and output control
Feedback pins for input to output synchronization
Spread Spectrum tolerant inputs
3.3V tolerant CLK_INT input
Switching Characteristics:
PEAK - PEAK jitter (66MHz): <120ps
PEAK - PEAK jitter (>100MHz): <75ps
CYCLE - CYCLE jitter (66MHz):<120ps
CYCLE - CYCLE jitter (>100MHz):<65ps
OUTPUT - OUTPUT skew: <100ps
Output Rise and Fall Time: 450ps - 950ps
DUTY CYCLE: 49% - 51%
GND
CLKC0
CLKT0
VDD
CLKT1
CLKC1
GND
GND
CLKC2
CLKT2
VDD
SCLK
CLK_INT
N/C
VDD
AVDD
AGND
GND
CLKC3
CLKT3
VDD
CLKT4
CLKC4
GND
GND
CLKC5
CLKT5
VDD
CLKT6
CLKC6
GND
GND
CLKC7
CLKT7
VDD
SDATA
N/C
FB_INT
VDD
FB_OUTT
N/C
GND
CLKC8
CLKT8
VDD
CLKT9
CLKC9
GND
I
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
Functionality
FB_INT
CLK_INT
PLL
SCLK
SDATA
Control
Logic
FB_OUTT
CLKT0
CLKC0
CLKT1
CLKC1
CLKT2
CLKC2
CLKT3
CLKC3
CLKT4
CLKC4
CLKT5
CLKC5
CLKT6
CLKC6
CLKT7
CLKC7
CLKT8
CLKC8
CLKT9
CLKC9
S
I
K
T
U
C
P
N
I
S
B
T
F
U
P
C
T
K
U
L
O
C
e
S
L
L
P
D
V
m
V
m
V
m
D
N
D
N
D
V
A
5
n
5
n
5
n
G
G
T
N
L
T
K
L
C
T
T
U
O
_
)
o
L
L
H
L
n
o
)
o
H
H
L
H
n
o
)
o
z
H
M
0
2
<
)
Z
Z
Z
f
L
H
L
H
H
L
L
H
f
e
f
e
s
s
s
s
a
a
p
p
y
y
B
B
相關PDF資料 |
PDF描述 |
|---|---|
| ICS93705YF-T | DDR Phase Lock Loop Zero Delay Clock Buffer |
| ICS93712YF-PPP-T | 2 DIMM DDR Fanout Buffer |
| ICS93712YF-T | 2 DIMM DDR Fanout Buffer |
| ICS93712 | 2 DIMM DDR Fanout Buffer |
| ICS93716 | Low Cost DDR Phase Lock Loop Clock Driver |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ICS93705YF-T | 制造商:ICS 制造商全稱:ICS 功能描述:DDR Phase Lock Loop Zero Delay Clock Buffer |
| ICS93712 | 制造商:ICS 制造商全稱:ICS 功能描述:2 DIMM DDR Fanout Buffer |
| ICS93712YF-PPP-T | 制造商:ICS 制造商全稱:ICS 功能描述:2 DIMM DDR Fanout Buffer |
| ICS93712YF-T | 制造商:ICS 制造商全稱:ICS 功能描述:2 DIMM DDR Fanout Buffer |
| ICS93716 | 制造商:ICS 制造商全稱:ICS 功能描述:Low Cost DDR Phase Lock Loop Clock Driver |
發布緊急采購，3分鐘左右您將得到回復。